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Abstract

As the need to proeess multi-spectral images in real-time is becoming more
prevalent, the pressure on Integrated Circuit (IC) manufacturers to produce cheap
and reliable devices capable of handling the demands of such operations is growing.
This project investigates the ADSP-BF533 Blackfm® Digital Signal Processor
(DSP) and its ability to support a real-time multi-spectral imaging system. The
Blackfm® DSP, incorporating the Analog Devices/Intel Micro Signal Architecture
(MSA), are a broad family of 16-bit fixed-point product with a dual Multiply
Accumulate (MAC) core.

Using the MicroC/OS-II Real-time Operating System (RTOS), which is a completely
portable and scaleable pre-emptive real-time kernel, the ADSP-BF533’s ability to
host an RTOS is investigated. An OV7141 CMOS Image sensor is used to assess the
DSP’s ability to acquire multi-spectral data sets and using the VisuallDSP++
software development environment, two standard image-processing algorithms are
developed so as to benchmark the computational ability of the ADSP-BF533 DSP.
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Glossary Of Terms
DSP

Digital Signal Processor

MSA

Micro Signal Architecture

MAC

Multiply Accumulate

RTOS

Real-Time Operating System

MRI

Magnetic Resonance Image

CT

Computed Tomography

VIS

Visible Spectrum

NIR

Near Infrared

GUI

Graphical User Interface

AOTF

Acusto-Optic Tunable Filter

SPl

Serial Peripheral Interface

PPI

Parallel Peripheral Interface

ALU

Arithmetic Logic Unit

SDRAM

Synchronous Dynamic Read Access Memory

UART

Universal Asynchronous Receiver Transmitter

SIMD

Single Instruction Multiple Data

RISC

Reduced Instruction Set Computer

PWM

Pulse Width Modulation

DMA

Direct Memory Access

MOSI

Master Out Slave In

MISO

Master In Slave Out

SPISS

SPI Slave Select

EBIU

External Bus Interface Unit

DIMMS

Dual Inline Memory Modules

SCCB

Serial Camera Control Bus

AEC

Auto Exposure Control

ABC

Auto Brightness Control

ABLC

Auto Black-Level Control

IX

APB

Analogue Processing Block

PCLK

Pixel Clock

VSYNC

Vertical Synchronisation

HSYNC

Horizontal Synchronisation

MMR

Memory Mapped Register

FIFO

First In First Out

ISR

Interrupt Service Routine

MPEG

Moving Picture Expert Group

LED

Light Emitting Diode

VDK

Visual DSP Kernel

OS

Operating System

MMU

Memory Management Unit

CEC

Core Event Controller

SIC

System Event Controller

API

Application Program Interface

CPU

Central Processing Unit

SRAM

Static Read Access Memory

DAG

Data Address Generator

SP

Stack Pointer

FP

Frame Pointer

USP

User Stack Pointer

LRU

Least Recently Used

PC

Program Counter/Personal Computer
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Chapter 1
Introduction
Increasingly, requirements to process multi-spectral images in real-time are becoming more
prevalent [I]. At present, satellite and aircraft systems can produce data at a rate far faster than
can be handled by interactive processing techniques and, while possible in embedded systems,
they can prove to be very expensive both to develop and to implement. This is due mainly to the
high volume nature of multi-spectral data sets.
In multi-spectral imaging [2], the same spatial scene or region is captured a number of times
using different imaging techniques. More often than not, these techniques involve a different
number of optical wavelengths, hence the term multi-spectral. Other multi-spectral data sets may
consist of images taken from different sources. For example, medical multi-spectral images may
combine Magnetic Resonance Images (MRl), Computed Tomography (CT) images and X-ray
images into a single multi-layer data set. Probably the most basic of all multi-spectral image data
sets are conventional RGB colour images that contain three separate spectral image planes. The
image planes represent the red, green and blue colour spectrums of the visible range and, when
combined, produce a full colour image. Because multi-spectral data sets are three dimensional,
two for spatial representation and the third for spectral representation, they require large amounts
of memory space for storage. They can also be very computationally expensive to process. Some
examples of multi-spectral data sets are given in figure 1.1.

l.l SmartSpectra
The SmartSpectra project [4], which began in 2002, is funded under the 5'*^ Framework 1ST
program and is a collaboration between Cork Institute of Technology and a number of European
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universities, research institutes and industry. Its purpose is to develop and build a platform for the
acquisition and analysis of multi-spectral data in a user friendly and affordable environment. It
consists of a Firewire camera capable of acquiring multi-spectral images at VGA spatial
resolution in up to 6 different spectral bands in the range of 300 to 1800 nm and also a set of
software tools to aid in multi-spectral data analysis and configuration of the overall system.

(a)

(b)

Figure 1.1: Examples of multi-spectral data sets; (a) RGB image data set with the combination
shown in the foreground and (b) six spectral images of an urban landscape (Hypercube [3]).
In certain applications, the use of spectral information in the Visible (VIS) and Near-Infrared
(NIR) range is critical. For example, vegetation characteristics such as fractional vegetation cover
or chlorophyll content can easily be estimated from a set of multi-spectral reflectance
measurements. In fruit quality assessment, NIR energy is absorbed by certain chemical groups
and not by others, allowing detection and quantification of certain substances like chlorophyll,
soluble solids and proteins. NIR analysis is non-invasive and hence attractive as a methodology.
The SmartSpectra camera is ideally suited to such an application [5]. Other target applications of
the SmartSpectra project include outdoor vegetation assessment for use in automated agriculture
and coastal water monitoring using aerial images.

1.2 The SmartSpectra Imasins System
The SmartSpectra imaging system itself can be divided into two main parts; the sensor and the
host computer, as detailed in figure 1.2. The host computer provides drivers for camera
configuration and image acquisition, as well some multi-spectral image processing software The
software tools include drivers to control and format the camera and to acquire multi-spectral
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images, a suite of functions and tools to perform visualisation, processing and manipulation of
multi-spectral data and a graphical user interface (GUI) to assist application developers in the use
of the SmartSpectra system.

Vd'LTISPHfTR.M. SENSOR

HOST C:OMPLTER

Figure 1.2; The concept of the SmartSpectra project in blocks.
The sensor hardware consists mainly of electronics and image sensors for Uie capturing and
transmission of image data to the PC platform. It uses state-of-the-art devices in sensor and
optical technologies and in smart imaging. Multi-spcctral data sets are produced each of which
can contain from 2 to 6 complete images in greyscale, VGA image format with 640 x 480 pixel
resolution. Pixels are selectable in either 8-bit or 10-bit format and data set rate is selectable from
5 to 15 per second, i.e. 30-90 frames per second (fps) maximum. The camera structure is shown
in figure 1.3.

Figure 1.3: Block diagram of the SmartSpectra camera hardware.
•

Optics:

The optics consists of high performance CMOS and CCD sensors and an

Acousto-Optic Tunable Filter (AOTF) for passing specified wavelengths. Its principal of
3
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Dperation is control of the diffraction of the incoming optical radiation using an acoustic
wave in an optically anisotropic crystal. The crystal is used to separate a single wavelength
af light or band of wavelengths from a broadband or multicolour source. Wavelength
selection is a function of sound wave frequency. Thus, in the SmartSpectra system, the
40TF acts as a spectral bandpass filter whose cut-off frequencies can be electrically
switched and hence sequential 2D images at different wavelengths can be obtained. The
switching speed of the AOTF is approximately 30 microseconds.

•

Interface Board:

The digital interface between the optics and the host computer is through

m IEEE 1394A bus (also known as Firewire) which has a transmission rate of 400 Mbps, i.e.
ii this system 160 fps or approximately 30 multi-spectral data sets per second. The
SmartSpectra camera appears as a standard D-Cam camera in RGB mode. Each of the colour
tands represents the information from one selected wavelength of the image.

•

Control Board:

The control board manages the entire camera hardware system. This

includes the sensor, the AOTF and the data transmission. A Serial Peripheral Interface (SPI)

\i used as the control signal bus. The control board has two main functions: it synchronizes
tie output data stream from the sensor with the interface board and reads and executes control
commands from the host. Commands include the configuration of the sensor, i.e. exposure
tme, gain, fps and also operating central frequency and bandwidth for the AOTF.

•

DSP board:

This is an add-on block that is not an integral part of the overall camera

system. It contains a digital signal processor with enough resources to carry out certain
frocessing tasks and turn the camera into a stand-alone system. It has two modes of
cperation, ‘standard-mode’ and ‘smart-mode’. In standard-mode, (normal SmartSpectra
camera operation), it can assist the PC by performing basic operations such as point
cperations, correlations and image enhancement. In smart-mode, (the SmartSpectra camera is
isolated from the host PC), it has a camera control function and it also carries out higher-level
tasks such as feature selection, basic pattern recognition, motion estimation and independent
cuality assessments in target applications. The block includes a Real-Time Operating System
(RTOS) for managing on-board resources, for simplifying final user programming and for
cownloading tasks.
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1.3 Aims and Objectives
Based on a recommendation from the SmartSpectra steering committee, the main objective of this
work is to investigate the potential of the Analog Devices Blackfm® ADSP-BF533 DSP [6]
processor in providing both a smart-mode and standard-mode capability. In effect, this means (a)
investigating the operation of the ADSP-BF533 DSP in conjunction with an RTOS and (b)
examining the real-time computational performance of the ADSP-BF533 when processing multispectral data sets.

A more itemised breakdown of the work is as follows:

1. Development of an interface between the ADSP-BF533 and an image sensor through its
Parallel Peripheral Interface (PPI)

port. This image sensor should mirror the

SmartSpectra camera in data rate, resolution and signalling. The interface should support
the demands of both operational modes of the DSP board.
2.

Investigation of the ADSP-BF533

as an RTOS host. Thisincludes porting a

commercially available RTOS to the ADSP-BF533 for the management of all I/O
resources and processing tasks. The performance of the RTOS should be examined and
fine-tuned where possible.
3.

Examination of the memory structure, both internal SRAM and cache and external
memory, of the ADSP-BF533 in terms of acquiring and processing multi-spectral data
sets.

4.

Implementation of standard image processing tasks/algorithms for evaluating the
computational performance of the ADSP-BF533 in both modes.

5. Optimisation of the usage of the processor’s internal data cache memory and its internal
data SRAM memory when processing multi-spectral images.

1.4 Thesis Outline
The overall outline of the thesis is as follows: chapter two introduces the main hardware elements
used in the project including the processor development systems and the sensor evaluation board.
Consideration is also given to the interface between the ADSP-BF533 and its peripherals in the
particular area of data transfer. In chapter three, the RTOS is introduced and a description given
which includes its hardware requirements. The ADSP-BF533 is also discussed in terms of its
ability to support an RTOS. Particular attention is paid to the user-defined programs that directly
5
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affect the overall real-time performance of the RTOS. Methods for evaluating, improving and
fine-tuning the RTOS performance are also described. Chapter four describes the internal and
external memory structures of the ADSP-BF533 and also introduces and develops the concept of
cache memory. A detailed description of the ADSP-BF533’s data cache memory is then given
with a view to optimising its performance for image processing. Memory management features of
the ADSP-BF533 DSP are also discussed. Chapter five describes the ADSP-BF533 core with
emphasis placed on such features as the main Arithmetic Logic Units (ALUs), the dual MultiplyAccumulate Units (MACs) and the four Video ALUs. The implementation of a basic linear
filtering algorithm and the more complex Sobel edge detection algorithm are discussed as a
means of assessing the computational performance of the DSP in both operational modes. In
particular, aspects of the algorithms that relate to their implementation, such as memory usage
and instruction set usage, are detailed. In chapter 6, tests and results are presented on the ADSPBF533 PPl port, it’s computational performance when implementing the previously developed
algorithms, and it ability to host an RTOS. Conclusions are drawn and recommendations made
for future work in chapter 7.
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Chapter 2

Interfacing to the y4.DSPBF533 DSP
This chapter deals with the necessary hardware for developing this project. This includes the
ADSP-BF533 processor, the ADSP-BF533 EZ-KIT Lit^’'^ [7] development board from Analog
Devices, the OV7141-ECF CMOS Image Sensor evaluation module [8] from OmniVision
technologies and the ADuC832 Micro Converter Prototyping board from Accutron Limited [9].
The ADSP-BF533 EZ-KlT Lite^"^ and the OV7141-ECF are used to test the real-time
performance of the DSP when acquiring images. The image sensor produces basic greyscale 640
X 480, 8-bit images at a maximum rate of 30 fps which mirrors the low-end specification of the
SmartSpectra camera. The AduC832 Micro-converters, also recommended by the SmartSpectra
steering committee, are used as SPI based system controllers in the main SmartSpectra project
and therefore an SPI link needs to be developed for the ADSP-BF533 in smart-mode operation.

2.1 The ADSP-BF533 DSP
The ADSP-BF533 EZ-KIT Lite™, shown in figure 2.1, is a cost-effective method for initial
development of ADSP-BF533 Blackfin® based applications, including video and audio
processing. It includes an ADSP-BF533 desktop evaluation board and debugging software to
facilitate architecture evaluations via a USB-based PC-hosted tool set. It also provides an
evaluation copy of the VisualDSP++ integrated development and debug environment, however,
this evaluation suite is limited in the resources it provides, i.e. program memory size and the
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availability of certain debugging tools. A full license for the VisualDSP-H- suite is required in
order to fully avail of the ADSP-BF533’s many features.

Figure 2.1: Block diagram of the ADSP-BF533 EZ-KIT Lite™ development board.
The main features of the ADSP-BF533 EZ-KIT Lite® development board which are of
importance to this project are:
Analog Devices ADSP-BF533 Blackfin® Processor;
Synchronous Dynamic Read Access Memory (SDRAM)
2 MB (512K X 16-bit x 2) FLASH memory
Universal Asynchronous Receiver/Transmitter (UART)
Expansion interfaces
Co-developed by Analog Devices and Intel, the Blackfin® DSP is a comparatively new
generation of DSPs based on the Micro Signal Architecture (MSA). The MSA combines both
DSP and microcontroller functionality on a single chip [10]. It is targeted at uses in audio/movie
playback, handheld connectivity devices, digital still cameras and other imaging products. The
ADSP-BF533, a member of the Blackfin® family, combines a Reduced Instruction Set Computer
(RISC) instruction set with Single Instruction Multiple Data (SIMD) multimedia capabilities. Its
core can operate at speeds of up to 750 MHz and contains two 16-bit MACs, two 40-bit ALUs,
four 8-Bit video ALUs and a 40-bit shifter. The ADSP-BF533’s hierarchical, modified. Harvard
memory architecture contains up to 148KBytes of on board LI memory and can access up to
128MBytes of external L2 memory as well as up to 4MBytes of external asynchronous memory
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devices such as FLASH, ROM, etc. A basic block diagram of the ADSP-BF533 chip can be seen
in figure 2.2.

Figure 2.2; Block diagram of the ADSP-BF533 DSP showing internal memory, core, and
peripherals.
The processor [11] also contains a wealthy set of peripherals connected to the core via several
high bandwidth buses. These peripherals provide flexibility in system configuration as well as
excellent overall system performance. The general-purpose peripherals include a UART, generalpurpose flag I/O pins, a real-time clock, timers with Pulse Width Modulation (PWM) and pulse
measurement capability and a watchdog timer.

In addition to these general-purpose peripherals, the ADSP-BF533 processor also contains high
speed serial and parallel ports. An interrupt controller is included for flexible management of
interrupts from the various on-chip peripherals or external sources. All peripheral devices, except
for the general-purpose I/O, real-time clock and timers, are supported by a flexible Direct
Memory Access (DMA) structure. Multiple on-chip buses running at up to 133 MHz provide
enough bandwidth to keep the processor core running simultaneously with the on-chip and
external peripherals.
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2.1.1 General Purpose Programmable Flass
The ADSP-BF533 supports 16 bi-directional Programmable Flags (or general-purpose I/O pins),
PF [15:0]. Each can be individually configured as either inputs or outputs. An interrupt can be
generated according to the state of the pin (high or low), an edge transition (low to high or high to
low), or on both edge transitions (low to high and high to low). When a PF pin is not used in a
system, the input buffer can be disabled so that no external pull-ups or pull-downs are required on
the unused pins. The PF [15:0] pins are multiplexed for use by the PPI port. Timers, and SPI port.

2.1.2 The Serial Peripheral Interface Port
The ADSP-BF533 processor has a SPI-compatible port through which it can communicate with
multiple SPI-compatible devices. The SPI interface uses three pins for transferring data: two data
pins. Master Output-Slave Input (MOSI) and Master Input-Slave Output (MISO), and a Serial
Clock (SCK) pin. Seven SPI chip select output pins (SPISELl-7) allow the processor select other
SPI devices while an SPI chip select input pin (SPISS) lets other SPI devices select the processor.
The SPI select pins are reconfigured programmable fiag pins. Using these pins, the SPI port
provides a full-duplex, synchronous serial interface, which supports both master/slave modes and
multi-master environments. The SPI has an integrated DMA controller, which is configurable to
support transmit or receive data streams. The port’s baud rate and clock phase/polarities are
programmable.

2.1.3 The UARTPort
The ADSP-BF533 processor provides a full-duplex UART port, which is fully compatible with
PC-standard UARTs. The port provides a simplified interface to other peripherals or hosts and
supports full-duplex, DMA-supported, asynchronous transfers of serial data. It includes support
for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART has two dedicated
DMA channels, one for transmit and one for receive.

2.1.4 The Parallel Peripheral Interface Port
The processor provides a PPI port that can connect directly to ITU-R 601/656 [12] video
encoders and decoders, parallel A/D and D/A converters and other general-purpose peripherals.
Consisting of a dedicated input clock pin, three frame synchronization pins and up to 16 data
pins, the PPI can support parallel data rates as much as half the system clock rate. In ITU-R 656
modes, the PPI receives and parses a data stream of 8-bit or 10-bit data elements. Three distinct
ITU-R 656 modes are supported, namely active video only, vertical blanking only and entire
10
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field. The PPI has four general-purpose modes intended to suit a wide variety of data capture and
transmission applications with each mode allowing up to 16 bits of data transfer per PPI CLK
cycle. The four general-purpose modes are data receive/transmit with internally/externally
generated frame syncs. These modes also support ADC/DAC connections, video communication
with hardware signaling with more than one level of frame synchronization.

2.1.5 External Bus Interface Unit
The External Bus Interface Unit (EBIU) on the ADSP-BF533 processor interfaces with a wide
variety of industry-standard memory devices. The controller consists of an SDRAM controller
and an asynchronous memory controller. The SDRAM controller provides an interface to a single
bank of industry-standard SDRAM devices or Dual Inline Memory Modules (DIMMs). Fully
compliant with the PC 133 SDRAM standard, the bank can be configured to contain between 16M
and 128MBytes of memory.

The asynchronous memory controller provides a configurable

interface for up to four separate banks of memory or I/O devices. Each bank can be independently
programmed with different timing parameters. This allows connection to a wide variety of
memory devices including SRAM, ROM and flash EPROM as well as I/O devices that interface
to standard memory control lines.
2.1.6 Peripheral Direct Memory Access
The ADSP-BF533 processor has multiple, independent DMA controllers that support automated
data transfers with minimal overhead for the processor core. DMA transfers can occur between
the processor’s internal memories and any of its DMA-capable peripherals. Additionally, DMA
transfers can be accomplished between any of the DMA-capable peripherals and external devices
connected to the external memory interfaces including the SDRAM controller and the
asynchronous memory controller.

Each individual DMA-capable peripheral has at least one

dedicated DMA channel. The DMA controller supports both 1-dimensional (ID) and 2dimensional (2D) DMA transfers. DMA transfer initialization can be implemented from registers
or from sets of parameters called descriptor blocks.

2.2 The OmniVision OV7141-ECFImase Sensor Evaluation Module
The OV7141-ECF [13] is an evaluation board for the OV7141 Black & White (B&W) CMOS
VGA (640

X

480) CameraChip^”^ from OmniVision Technologies. The OV7141 CameraChip™

are low voltage CMOS image sensors that provide the full functionality of a single-chip VGA
11
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(640

X

480) camera and an image processor in a small footprint package. It provides full-frame,

sub-sampled or windowed 8-bit images in a wide range of formats controlled through the
OmniVision’s Serial Camera Control Bus (SCCB) [14] interface. The OV7141 sensor has an
image array capable of operating up to 30 fps with complete, SCCB based, user control over
image quality, formatting and output data transfer. Some additional features of the OV7141
image sensor are:

•

High sensitivity for low-light operation

•

2.5V operating voltage for embedded portable applications

•

VGA, QVGA (sub-sampled) and Windowed outputs.

•

Automatic image control functions including: Auto Exposure Control (AEC), Auto Gain
Control (AGC), Auto White Balance (AWB), Auto Brightness Control (ABC), Auto
Band Filter (ABF) for 60Hz noise and Auto Black-Level Calibration (ABLC)

•

Image quality controls including colour saturation, hue, gamma, sharpness (edge
enhancement), anti-blooming and zero smearing.

Included with the OV7141-ECF evaluation module are two software tools, ‘AMCap’, a small yet
fully functional video capture application, and the ‘OmniVision IC Debug Tool’ which allows
both read and write operations on the OV7141 internal configuration registers.

2.2.1 Imase Sensor array and VGA Format and Frame Generation
The OV7141 family of CAMERACHIPS^'^ has an active image array size of 640 columns by 480
rows (307,200 pixels). However, the full array contains 652 columns and 488 rows; the extra 6
rows are used for black-level calibration (Optical Black) and color interpolation information,
shown in figure 2.3(a). The maximum output valid image window size is 652 columns by 482
rows. B&W array scanning is treated as ‘Raw RGB’ (but with no color filters). In addition, when
the output is set to YUV format, the ‘Y’ channel (Luminance) is correctly formatted to output 8bit B&W. The OV7141 CAMERACHIP™ VGA configuration assumes device operation at 30
fps using a 24 MHz crystal and automatically disables all auto functions. VGA frame generation,
see figure 2.3(b), uses progressive scanning of the array in which rows are sequentially read and
transferred out to the Analog Processing Block (APB). However, the APB actually receives two
rows simultaneously, the current row and the current ‘last row’ which is stored in a ‘last row’
register (not shown). Thus, every row is received twice by the APB for accurate color
interpolation.
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Figure 2.3: The OV7141 CMOS Image sensor (a) pixel Array and (b) VGA frame generation.

2.2.2 PTame Synchronisation and Frame Rate Adjustment
The OV7141 CAMERACHIP™ supplies two output sync signals: Vertical Synchronisation
(VSYNC) and Horizontal Reference (HREF). Both VSYNC and HSYNC are continuous signals.
The HREF signal is only valid when there is output data. If there is no output data, the HREF
signal will remain at cither high or low depending on the polarity selection. Figures 2.4 and 2.5
show the timing charts of the sync signals relative to the Pixel Clock (PCLK).

Figure 2.4: OV7141 VGA row output Timing

RowO

Row 1

Row 2

Last Row

Figure 8 VGA Frame Timing Diagram

Figure 2.5: OV7141 frame timing
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The OV7141 offers two methods of frame rate adjustment:

1. By changing the system clock divide ratio, the frame rate and pixel rate will change
together.
2. By inserting dummy pixels in each row output or by inserting dummy lines in each frame
output, the frame rate can be changed while leaving the pixel rate unchanged.

2.3 Interfacins the ADSP-BF533 to the OV7141 throush the PPIPort
The PPI is a very flexible interface and can be configured to support many devices such as high
speed converters and image sensors [15]. With no extra glue logic required, the OV7141 can be
connected to the ADSP-BF533’s PPI port directly with all sync lines, data lines, and clock lines
connected as shown in figure 2.6. The PPI port provides twenty connection lines, sixteen of
which are data lines (PPI [15:0]), three are sync lines (PPI FSl, 2, & 3) and one clock line
(PPI CLK). Of the sixteen data lines, only eight are used when connecting to 8-bit devices such
as the OV7141 image sensor. The OV7141 has two sync lines available, HSYNC and VSYNC
but since the Field signal is not used in this system, the PPI field pin (PP1_FS3) is grounded.

Figure 2.6: ADSP-BF533-to-OV7141 physical connections.
To approximate the SmartSpectra camera, the OV7141 is configured to output grayscale
(monochrome) images in raw RGB format, 640 x 480, 8-bit image data. Both HSYNC and
VSYNC are set high while the image data is set at valid on the rising edge of the pixel clock.

The ADSP-BF533’s PPI port provides four Memory Mapped Registers (MMRs) for its
configuration. The PPI CONTROL register configures the PPI port operating mode, the control
signal polarities and the data width of the port. The PPI COUNT register holds the number of
samples to read into the port per line minus one. The PPI FRAME register holds the number of
14
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lines expected per frame of data. To reflect the output format of the OV7141 image sensor, so as
to correctly acquire images, the PPI registers were given the following settings:

•

PPl_CONTROL - HSYNC and VSYNC were kept active high, as was the
PPI CLK signal. Data length was set at 8-bits and input mode was set for generalpurpose input mode with three external frame syncs. Note that in receive mode with
three external frame syncs the start of a frame detection occurs when a PPI_FS2
assertion is followed by an assertion of PPI_FS2 while PPI_FS3 is low. Packing of
two individual 8-bit input pixels into 16-bit registers is enabled.

•

PPICOUNT - was set at 639 so as to read in 640 samples of image data per line.

•

PPI_FRAME - was set at 480, so as to read in 480 lines of image data per image
frame.

The PPI port also includes two other MMR registers: PPI DELAY contains a count of how many
PPI CLK cycles to wait before assertion of the PPI FSl (VSYNC) signal prior to reading data.
In accordance with the OV7141 sync signal timing, as shown in figures 2.4 and 2.5, this value
was kept at zero; the PPI STATUS register contains information bits on the operating status of
the port, e.g. frame track errors, FIFO overrun and underrun errors, and are used purely for
monitoring and debug purposes.

2.3.1 The DMA engine and the PPI Port
The processor uses DMA to transfer data within memory spaces or between a memory space and
a peripheral, fhe processor can specify data transfer operations and return to normal processing
while the fully integrated DMA controller carries out the transfers independent of processor
activity. DMA transfers on the processor can be descriptor-based or register-based. Descriptorbased DMA transfers require a set of parameters stored within memory to initiate a DMA
sequence. This sort of transfer allows the chaining together of multiple DMA sequences. A DMA
channel can be programmed to automatically set up and start another DMA transfer after the
current sequence completes. Register-based DMA allows the processor to directly program DMA
control registers to initiate a DMA transfer. On completion, the control registers may be
automatically updated with their original setup values for continuous transfer, if needed.

DMA descriptors are variable sized data structures whose contents are loaded into DMA
configuration registers. If descriptors are not being used, the user can write to the DMA MMRs
15
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directly to start DMA and use either ‘‘Auto-buffer mode’ for continuous operation or 'Stop mode’
for single-buffer operation.

When configuring a peripheral’s DMA engine, or even configuring a Memory-to-Memory DMA
stream (MDMA), the following issues need to be considered:

1.

the DMA can operate in four modes:

Flow:
a.

A single, linear buffer that stops upon completion.

b. A circular, auto-refreshing buffer that interrupts on each full or fractionally full
buffer.
c.

1D or 2D DMA using a linked list of descriptors.

d. 2D DMA using an array of descriptors, specifying only the base DMA addresses
within a common page. It is also necessary to inform the processor of the number
of elements to load into the processor per descriptor element.
2.

DMA mode:

whether to work in linear or 2-D DMA mode.

3.

Interrupts:

the DMA engine can be configured to generate an interrupt when a work

unit has completed and, if using 2-D DMA, should an interrupt be generated after
completing each row.
4.

Restart:

should the DMA unit retain DMA FIFO data between work units or

should it be discarded.
5. Word Size:

what size words the DMA engine should work with, i.e. 8/16/32-bit

transfer.

The processor’s 2D DMA capability allows the processor great flexibility in selecting when
exactly interrupts should occur during transfers. It can be used to generated interrupts after a
single line, multiple lines, a single frame or even after multiple frames of incoming video/image
data have been received.

2.3.2 Possible PPI Transfer Scenarios
Whether operating in smart-mode or standard-mode, the DSP board is expected to handle a
minimum of 5 multi-spectral datasets per second with up to 6 spectral bands per dataset, i.e. a
new image arrives at the PPI port approximately every 33 ms. The PPI can process 66
MSample/pixels per second corresponding, in this case, to a frame rate of up to 200 fps. While
this is satisfactory, optimization of bus bandwidth is still a major concern. The prospect of the
16
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core trying to process data from the same space as that being used in DMA operations will, at
some stage, produce a conflict of interest on the external data bus resulting in congestion and
hence reduced bandwidth.

One way of avoiding this is by using a double buffering scheme whereby data is DMAed to one
memory space^uffer, and when full, DMAing transfers to a second memory' space/buffer leaving
the first free for use by other DMA channels and for processing by the core. Shown in figure 2.7
are six spectral bands being DMAed into buffer bank A in external SDRAM. When A is full, i.e.
six separate consecutive spectral bands have been received, the DMA operation switches to a
second buffer bank B, leaving A free.

SDRAM

Figure 2.7: Double Buffer scheme for the acquisition of SmartSoectra multi-spectral data sets.

2.3.2.1 Transfer Scenario A: SmartSpectra Standard-mode
Figure 2.8 shows a data transfer scenario appropriate for standard-mode operation. The DSP
board is performing basic operations like linear filtering and the multi-spectral image data rate is
at its highest. Such operations are not computationally demanding on the DSP core and can be
performed in the DSPs internal data memory before storing the processed data in external
memory.

The first N rows of a spectral band are DMAed into internal (LI) data memory via the PPL Once
in LI, the filter algorithm operates on the data and sends the filtered result out to one of six
storage buffers in external memory, depending on which band is currently being processed. This
is then repeated for all incoming data until all subsequent rows of a band have been completed.
The whole process is then repeated for each incoming band until six spectral bands have been

17

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP
received. When a complete set of spectral bands has been processed and stored, the entire DMA
operation repeats. In standard-mode, only six filtered bands, one complete multi-spectral data set,
are stored in external (L2) memory at any one time.

VIDEO

Figure 2.8: Block diagram of the transfer scenario for standard-mode.

To optimize such a system, it would be necessary to have as much LI data memory available for
processing as possible. However, the ADSP-BF533 reserves some of its LI data memory for
stack and heap usage as well as for storing system variables. Also, if an RTOS is being used, it is
advantageous to have a certain amount of LI data memory assigned for its use. How much
depends on the RTOS and how many services it has available as well as how many tasks are
operating. For now, it is considered that just 48KBytcs of the ADSP-BF533’s LI SRAM is
available for image processing purposes only. This is Justified in chapter six.
Input memory consists of two buffers, A and B, both 5120 bytes, each able to hold 640 x 8 lines
of image data. Likewise, output memory consists of two buffers, C and D, both 5120 bytes. In
total, this consumes 20480 bytes of the 48KBytes available. The use of the remaining LI data
memory is also discussed in chapter six.
Two separate descriptors are used. Descriptor one has a start address (base address) which points
to the LI Input Buffer A, and a NEXT DESCRIPTOR POfNTER which points to descriptor
two. Descriptor two has a start address pointing to LI

Input Buffer B and a

NEXT DESCRIPTOR POINTER which points to descriptor one. This ensures a continuous
circular buffering between LI Input Buffers A & B.
•

DMAO CONFIG: memory write transfers are configured for 1-D 16-bit words. The
interrupt for the completion of a work unit is enabled. Descriptor mode is used with
‘small model’ enabled as the used memory space is relatively small
18
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•

X _MODIFY: set at 2 for 16-bit transfer (PPI Packing enabled)

•

X_COUNT:

2560 16-bit words (for 640 x 8 = 5120 bytes)

After 5120 bytes of image data have been received, the PPI’s DMA engine generates an interrupt
and the DMA operation automatically switches over to the next descriptor which uses the other
input buffer as its target memory space. During this Interrupt Service Routine (ISR) the processor
is informed by means of a ping-pong system which input buffer is currently available for
processing. It is also during this ISR that the processor keeps track of which block of which
spectral band is currently being processed, i.e. image block 1 to 60 and spectral band 1 to 6.

Figure 2.9: Splitting the ADSP-BF533’s LI data memory into multiple buffers for standard
mode SmartSpectra applications.

While the input section consists of a peripheral-to-memory DMA operation, the output section
requires the use of a memory-to-memory DMA (MDMA) stream. This is much the same as with
a peripheral DMA operation except that a source channel and a destination channel must be
configured. The ADSP-BF533 has two such MDMA streams (four MDMA channels) each
consisting of a source and destination channel (SO & DO, and SI & Dl). The configuration
registers are the same for DMA operations and MDMA operations. When configuring an MDMA
operation, and when using two descriptors, two separate descriptor blocks are required to supply
the operating parameters for each MDMA pair, one for the source channel and one for the
destination channel and both descriptor blocks must be configured to work on the same data sizes,
i.e. 8/16/32-bit. To start an MDMA transfer operation, the MMRs for the source and destination
streams are written, as with peripheral DMA operations, with the source channel configured
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before the destination channel. MDMA operations begin with setting the MDMDA EN bit in the
destination configuration register and the destination channel configures the MDMA interrupts.

In the current transfer scenario, only one MDMA channel is required. This channel is informed
by the core about which output buffer is available for transfer and which buffer is currently being
used for processing. This, again, is best done by means of a ping-pong system. MDMA
operations are configured for ‘stop-mode’ meaning that after each MDMA transfer the MDMA
channel stops and waits for the next transfer command.

The MDMA source stream is configured as follows:

•

MDMA CONFIG: memory read transfers are configured for 1-D 16-bit words. Stop
mode is used with Interrupts disabled.

•

X MODIFY: set at 2 for 16-bit transfer (PPI Packing enabled)

•

X COUNT:

2560 16-bit words (for 640 x 8 = 5120 bytes)

The MDMA destination stream is configured as follows:

•

MDMA CONFIG: memory write transfers are configured for 1-D 16-bit words. Stop
mode is used with Interrupts enabled.

•

X MODIFY: set at 2 for 16-bit transfer (PPI Packing enabled)

•

X COUNT:

2560 16-bit words (for 640 x 8 = 5120 bytes)

Upon completion of a single work unit, the MDMA channel interrupts and the destination address
for the next MDMA transfer is set within this ISR according to which block of which spectral
band has just been transferred.

It is important to note that the above transfer scenario involves handling a large number of
interrupts. In all, at least 60 peripheral-to-internal memory interrupts are involved for just one
spectral image/band with another 60 for the internal-to-external memory transfers. Within the
body of these ISRs the control variables that keep track of the spectral bands are
incremented/decremented, and cleared as required. When processing large multi-spectral data sets
in real-time it is imperative that interrupt latencies are kept to a minimum. Also, the use of an
RTOS can greatly influence the overall duration of interrupts. This is discussed in chapter three.
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2.3.2.2 Transfer Scenario B: SmartSpectra Smart-mode
Figure 2.10 considers a transfer scenario suitable for the DSP board’s smart-mode operation in
which the ADSP-BF533 DSP is required to perform more intensive processing algorithms such as
Sobel Edge detection or even an MPEG video compression. The time to process a small block of
incoming spectral data is now too long to permit DMA operations to run through LI memory
before being stored in L2 memory. Here, the raw video data is transferred directly into external
SDRAM where it is stored in one of two buffers each of which holds six complete and
consecutive bands of multi-spectral data. Independently, a memory DMA channel transfers data
blocks between SDRAM and El memory for intermediate processing stages. The main concern is
how exactly to transfer the acquired multi-spectral data back into the processor for processing.

There are two ways this might be achieved.

Figure 2.10: Transfer scenario for ‘Smart mode’.

One method is to use MDMA channels to bring data back into the processor’s LI memory in
blocks and then repeat the process until a spectral band has been completely processed. For
optimal performance, this requires as much El data memory as possible to be made available to
the core for use by the image-processing algorithm. As already stated in the previous section, less
LI memory is available if an RTOS is in use. Also, for reasons that will be explained in more
detail in chapter five, different image processing algorithms can have varying requirements for
the structuring of available data memory. This can have a dramatic effect on the real-time
performance of the processor since small input blocks will increase the number of MDMA
operations required to complete one spectral image and hence will add overhead to the overall
system.

Another method for transferring the data back into El memory is to configure 32KBytes of El
memory as cache memory. All the variable and data buffers required by a processing algorithm
are then contained in L2 memory and are configured as cacheable. The incoming multi-spectral
21

l
V)\o^

Cork In

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP
data and the processed results memory spaces are also configured as cacheable. The details of
such a system, including operation, performance and configuration are considered in chapter five.
At present the main concern is for the transfer of data directly to external SDRAM.

For the smart-mode operation, six spectral bands are DMAed directly to one of two buffers in
external memory while another previously filled buffer is free for use by the core. To achieve
this, two descriptors are used in a similar fashion to the standard-mode transfer scenario. The
PPf s DMA engine is configured as follows:

•

MDMAO CONFIG: memory write transfers are configured for 2-D, 16-bit words. Both
interrupts are enabled, one for the completion of each work unit and one for the
completion of each inner loop of the 2-D DMA. Descriptor mode is used with ‘large
model’ enabled to allow for maximum memory range.

•

X&Y_MODIFY:

each is set at 2, for 16-bit 2-D DMA operations.

•

X COUNT:

set at 307200 (640 x 480, 1 band), inner loop of the 2-D DMA operation.

•

Y COUNT;

set at 6 (for 6 different spectral bands).

When DMAing begins, the first descriptor uses one of the external buffers as its target memory
space. At the end of each inner loop, i.e. a single spectral image/band, an interrupt is generated.
This interrupt’s ISR is used to keep track of bands. When the outer loop of the 2-D DMA
operation has completed, i.e. six bands, another interrupt is generated and the DMA engine
automatically switches to the second descriptor which uses the other external buffer as its target
memory space. By use of a ping-pong system, the processor is then informed which buffer is free
to be used for processing. Such a configuration ensures continuous acquisition of the multispectral data in a circular buffer fashion while helping to achieve maximum system bandwidth
utilization.

2.4 DMA Performance Optimisation
The ADSP-BF533’s DMA system is designed to provide maximum throughput per channel and
maximum usage of the internal buses while accommodating the natural latencies of memory
accesses. A key feature of the DMA architecture is the separation of the activity on the peripheral
DMA bus from the activity on the buses between the DMA and memory. Peripheral DMA
channels have a maximum transfer rate of one 16-bit word per two system clocks, per channel, in
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either direction, while MDMA channels have a maximum transfer rate of one 16-bit word per one
system clock, per channel. However, when all DMA channel traffic is considered in aggregate,
transfers between the peripherals and the DMA unit have a maximum rate of one 16-bit transfer
per system clock, as do transfers between the DMA unit and LI memory and transfers between
the DMA unit and external memory.

During acquisition of the SmartSpectra multi-spectral data, there are a number of factors that can
limit the real-time performance of the system. These include architectural features of the DSP
particularly in relation to DMA operation such as:

1. Access to internal or external memory which conflicts with core access to the same
memory can cause delays. In the above transfer scenarios, the memory spaces involved,
both LI and L2 memories, were structured to avoid internal and external memory
conflicts by careful allocation of data buffers within banks and pages. It is also important
to carefully structure all subsequent software within a system, i.e. an RTOS and
processing algorithms, to avoid such memory conflicts.
2.

When the ADSP-BF533’s cache memory is activated and a certain portion of external
memory has been defined as cacheable, then, using the same memory space for DMA
operations can cause severe cycle delays. During DMA operations, the processor is
isolated from the CPU/cache bus and the DMA device, in this case the PPl, writes
directly to cache memory as well as external memory. Even the cache controller is
unaware that a DMA operation is taking place [16]. While such DMA activity involving
memory defined as cacheable, can have advantages, it can also cause delays while filling
cache lines. This is best avoided by planning for low cache activity during critical DMA
operations and by not defining memory usage by individual DMA operations as
cacheable, until such time as they are free from DMA activity and available to the core.

3. MMR accesses to DMA registers associated with the ADSP-BF533 PPI port, other than
DMAO CONFIG, DMAO IRQSTAT or DMAO PERIPHERAL MAP, will stall all
DMA activity for one cycle per 16-bit word transferred. In contrast, MMR accesses to the
Control/Status registers do not cause stalls or wait states. Descriptor fetches consume one
DMA memory cycle per 16-bit word read from. While acquiring multi-spectral data sets
through the PPl port, it is important to keep such MMR accesses to a minimum. This is
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best achieved by using descriptors to configure individual DMA operations and by
having as few descriptors as possible. Both transfer scenarios described above use very
few descriptor blocks. The standard-mode scenario uses 6 in all (2 at the input stage and
two at the MDMA output stage) while the smart-mode transfer scenario uses just two
descriptors for the input stage and depending whether LI memory is used instead of
cache, 8 descriptors for the processing stage.

4. Each direction change, e.g. write followed by read, can impose several SCLK cycle
delays. Direction changes to the same bank of internal memory can also impose delays.
Efficiency loss caused by excessive direction changes (thrashing) can be minimized by
the processor’s traffic control features. Traffic control is an important consideration in
optimizing the use of DMA resources. It can influence how often the transfer direction on
the data buses takes place by automatically grouping similar direction transfers. The
DMA

traffic

control

mechanism

is

controlled

by

the

DMATCPER

and

DMA TC CNT registers. Optimisation is performed without real-time processor
intervention and without the need to program transfer bursts into the DMA work unit
streams. Using the traffic control features, the DMA system preferentially grants data
transfers on the main memory buses which are going in the same read/write direction as
the previous transfer until either the traffic control counter times out or until traffic stops
or changes direction on its own. When the traffic counter reaches zero, the preference is
changed to the opposite flow direction.

2.5 The ADS-BF533 and the AduC832 SPI Link.
When the SmartSpectra DSP board is operating in smart-mode, it is required to act as either the
main controlling device for the overall camera hardware system or at least to assist the standard
mode control board. All controlled sections of the SmartSpectra hardware incorporate an
AduC832 micro-converter [17] on an SPI bus. This requires development of the SPI capability on
the ADSP-BF533. The test set-up is shown in figure 2.12. A connection between the ADSPBF533 EZ-KIT Lie^”^ board and a PC is via the board’s UART connection.
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Figure 2.12: Block diagram of the set-up to test the ADSP-BF533’s SPI and UART ports.
The ADSP-BF533’s SPI port is configured as the master device with the three AduC832 boards
as slaves. Transmissions are configured for 8-bits with the Least Significant Bit (LSB)
transmitted first and with SCK idling low. The clock rate is set at 4 MHz, a data rate easily
managed by the AduC832s’s SPI ports. The ADSP-BF533’s UART port is configured for ‘autobaud’ mode so that it can handle most of the PC’s serial port baud rates automatically without
user intervention. Using Visual Basic (VB), a simple GUI is developed for transmitting selections
to the ADSP-BF533 via the serial port. The PC informs the ADSP-BF533 which AduC832 the
user wishes to communicate with. The ADSP-BF533 de-asserts the correct SS line and, via the
SPI link, sends a byte to the required AduC832 requesting confirmation of initial communication.
The AduC832 then sends a byte back to the ADSP-BF533 confirming a link, which the ADSPBF533 relays back to the GUI. The GUI then presents the user with an option to transmit a further
byte back to the selected AduC832, which is then displayed on the AduC832 LED bank. A
confirmation of the display is relayed back to the GUI.

2.6 Summary
This chapter introduced the ADSP-BF533 DSP and the OV7I41 CMOS image sensor. An
interface between the two devices via the parallel interface was discussed in which two separate
data transfer scenarios were described. In SmartSpectra standard-mode, it was shown how to
configure the processor’s PPI port and DMA engine to receive OV7141 image data in small
blocks for processing in the core before being stored in external memory. In SmartSpectra smart
mode, six full consecutive images were transferred directly to the processor external memory
before being processed. Both methods were based on the type of image processing operations
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expected in that mode. Finally, an interface solution via the SPI port between the ADSP-BF533
EZ-KIT Lite™ and several AduC832 devices was outlined.
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Chapter 3

The Microd OS-11
Operating System
Traditionally, DSPs were used for purely computational purposes with minimal involvement in
system control. More recently, DSPs are being designed with facilities to perform greater roles in
the management of embedded systems. The ADSP-BF533 is a typical example. One of its main
enabling features, independent of any external controlling devices, is its ability to host an OS. In
fact. Analog Devices provides the VisualDSP++ Kernel (VDK) for use with their Blackfm®
DSPs, as well as all their other main DSP families. The VDK provides state-of-the-art scheduling
and resource allocation techniques tailored specifically to address the memory and timing
constraints of programming. While freely available and with no extra cost for usage, VDK does
have its disadvantages: it is written entirely in C++ and can be quite large as far as instruction
memory requirements are concerned.

This chapter discusses the features of the ADSP-BF533 that enable it to host an RTOS. The
implementation requirements of the chosen MicroC/OS-II RTOS [18] are also examined with a
view to porting it to the ADSP-BF533 for optimal real-time performance. The main body of the
chapter is devoted to the individual features of the ADSP-BF533’s OS support structure and their
relationship to specific functions and operations within the MicroC/OS-II kernel. The chapter also
discusses some hardware and software techniques for fine-tuning the operation of the RTOS.
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3.1 RTOS Support Within the ADSP-BF533
The ADSP-BF533 Blackfin® DSP has an Embedded Media Processor (EMP) architecture that
realises the benefits of both MCU and DSP approaches and is truly optimised for both media and
microcontroller functions. Unlike most DSPs, it supports embedded RTOSs with features such as:

•

Memory Protection:
The ADSP-BF533 supports most basic memory management features such as Dynamic
Memory Allocation (DMA) and deletion. However, as memory can be configured as
SRAM, cache, or both, other more complex memory management features are also
required. To achieve this, the ADSP-BF533 has a Memory Management Unit (MMU).
This mechanism provides control over the cache-ability of memory ranges as well as the
management of protection attributes at page level. The MMU provides great flexibility in
allocating memory and I/O resources between tasks with complete control over access
rights and cache.

•

Operating Modes:
The ADSP-BF533 provides three different operating modes: user, supervisor and
emulation. While user mode has limited access to memory and system resources,
supervisor mode has full access to all registers and memory locations. This assists in
preventing tasks from corrupting the register models and other task data. User mode is
considered the domain of application programs. Supervisor mode and emulation mode
are usually reserved for the kernel code of an OS.

•

Interrupts and Event Control
The ADSP-BF533 has a very powerful event controller that accommodates both
synchronous and asynchronous events using a Core Event Controller (CEC) and a System
Interrupt Controller (SIC). The event controller provides support for five types of events
namely: emulation, reset, non-maskable interrupt, exceptions and interrupts. The CEC
works with the SIC to prioritize and control all system events. Conceptually, interrupts
from the peripherals enter the SIC and are then routed into the general-purpose interrupts
of the CEC.
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The ADSP-BF533 has 15 levels of interrupt operation. The first six are dedicated to its
core events, i.e. emulation, reset, non-maskable interrupt, exception, and hardware error.
The remaining 9 levels are considered general purpose interrupts. However, levels 14 and
15 can be reserved for software interrupts and are of important use in the implementation
of an OS, e.g. level 15 can be reserved as the run time level for most user and OS
Application Programming Interface (API) code and level 14 for internal OS operations.
Respectively, these can be referred to as “thread/task Level” and “kernel Level”.

As part of its instruction set, the Blackfm® processor also offers a number of event
control instructions that can be used to easily manage external events [19]. Lfsers can take
advantage of these instructions to enable interrupts, force a specific interrupt, reset or
exception to occur or put the processor in an idle state.

•

Context Switches and Scratchpad Memory.
To facilitate interrupt handling and fast context switching, the ADSP-BF533 DSP has
included a section of memory specifically for storing stack space and local variables. This
4KByte block of memory, called scratchpad memory, resides close to the core and
operates at core clock speeds. As well as a dedicated block of memory for thread stacks
and local variables, the ADSP-BF533 provides a number of instructions which speed up
the interrupt handling process and also make the operation of switching contexts more
efficient both in terms of performance and code density. The main stack control
instructions provided by the instruction set are PUSH and PUSH Multiple, POP and POP
Multiple, LINK and UNLINK.

•

Semaphores
Semaphores are an important part of any real-time OS [20]. They provide a mechanism
for protecting system resources and for communications between multiple tasks/threads
running in the same system. Semaphore support in an RTOS is greatly simplified if the
processor has some equivalency of a test-and-set instruction (an atomic operation which
checks if a memory location is zero, sets it to a non-zero value if not and updates a
condition code as a side effect). The Blackfm® processor’s instruction set contains such
an instruction and it can be easily used to implement binary semaphores or any other
types of mutual exclusion methods.
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•

Ticks
The ADSP-BF533 provides a number of timers. One example is the core timer. It
provides a means of generating periodic interrupts for use as an RTOS clock tick.

3.2 MicroC-OS/II, a Real-Time Kernel
MicroC/OS-II is a completely portable and pre-emptive, real-time, multi-tasking kernel. It has
been used in many applications worldwide such as cameras, avionics, high-end audio equipment,
medical instruments and industrial robots. Certifiable for use in safety critical systems,
MicroC/OS-II has been proven to be both robust and reliable. Written in ANSI C for portability,
with just a small portion of code in assembly language for adaptation to different architectures,
MicroC/OS-lI has already been ported to over 60 architectures from 8-bit microcontrollers to 64bit microprocessors. Some key features of this kernel are:

•

ROMable:

It can be embedded as part of a product.

•

Scalable:

Only the services required in an application are used. This allows for a

reduction in the amount of program memory (ROM, RAM) used by the kernel.
•

Deterministic: Execution times of most functions and services are deterministic.

•

Task Stacks:

Each task requires its own stack; each task can have a different stack

size.
•

Services:

Semaphores, mutual exclusive semaphores, event flags, message

mailboxes, message queues, fixed size memory partitions, task management, time
management and many more.
•

Interrupt Management: Interrupts can suspend the running of a task. If a higher priority
task is awakened as a result of an interrupt, the highest priority task runs as soon as all
nested interrupts are complete. Interrupts can be nested to a depth of 255 levels.

3.2.1 Kernel Structure
The MicroC/OS-11 RTOS can manage up to 64 tasks; 8 are reserved for system use and 56 for
user use. Each task has a unique priority assigned to it. MicroC/OS-II always runs the highest
priority task which implies it cannot perform round robin scheduling. The 64 priority levels can
be changed dynamically, i.e. while the kernel is running. A scheduler determines which tasks run
and when. When the scheduler is disabled, the kernel behaves as a non-preemptive kernel. The
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core of MicroC/OS-II is responsible for scheduling, idling, task and event initialisation, timer
ticks and overall OS initialisation. The task manager is responsible for the creation, deletion and
overall management of the user tasks created before and during multi-tasking.
A task is defined as an infinite loop of code. Tasks can be created either before multi-tasking
starts or dynamically by a running task. When a task is created, it is assigned a task control block,
OS TCB, which is a data structure used by MicroC/OS-II to maintain the state of a task when it
is pre-empted. Task control blocks are always located in RAM. They contain information about a
task’s stack, flags and message events or statistics. When there are no other tasks ready to run, the
MicroC/OS-II will run an idle task. The idle task is always set to the lowest possible priority and
cannot be deleted by any application software.

MicroC/OS-II manages events similarly to tasks. It uses a structure, the Event Control Block
(ECB), to store event information while the RTOS is running. Event types include semaphores,
queues, messages, flags and Mutually Exclusive Semaphores (Mutexes). The RTOS also provides
features for providing runtime statistics on the kernel’s performance. When enabled, a system
task computes the percentage CPU usage every second. Run-time usage of individual task stacks
can also be evaluated.

3.3 Fortins MicroC/OS-II to the ADSP-BF533 DSP
Porting MicroC/OS-II to the ADSP-BF533 requires some additional processor specific code
written in both C and Blackfin® assembly. In general, there are a number of processor
requirements before MicroC/OS-II can be ported. They are all met by both the ADSP-BF533
processor’s architecture and software support tools and are listed as follows:

A C compiler that generates re-entrant code [21].
Interrupt support that can provide a periodic interrupt (typically between 10 and 100 Hz).
C disabled and enabled interrupts.
A hardware stack that can accommodate KBytes.
Instructions to load and store stack pointers and other CPU registers either on the stack or
in memory.
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Before writing software, it is necessary to understand how the MicroC/OS-II uses the ADSPBF533 data types and how stacks are handled by the DSP. Different processors have different
word lengths. For portability, MicroC/OS-II leaves the data type definitions to the user.
MicroC/OS-Il code does not use short, int or long data types because they are intrinsically non
portable.

The ADSP-BF533 processor supports 32-bit words, 16-bit half-words, and bytes. The 32-bit and
16-bit words can be integer or fractional. Bytes are always integers. Integer data types can be
signed or unsigned. Fractional data types are always signed. Table 3.1 details the ADSP-BF533
data types used by the MicroC/OS-II RTOS.

ADSP BF533
Data Tvpes

uC/OS-ll
Representation

bool
unsiqned
siqned
unsiqned
siqned
unsiqned
siqned

BOOLEAN
INTBU
INTBS
INT16U
INT16S
INT32U
INT32S

char
char
short
short
int
int

int
int

Table 3.1: ADSP-BF522 data types and their MicroC/OS-II equivalent.
In MicroC/OS-Il, every created task has its own stack in memory. Different tasks can have
different stack sizes. All stack elements must be 32-bit aligned since all ADDS-BF533 stack
control functions are 32-bit aligned. In the ADDS-BF533 processor stacks grow from high
addresses down to low addresses in memory.

In all, there are seven functions to write in order to port MicroC/OS-Il to the ADSP-BF533 DSP:
OSStartHighRdy( ), OSTaskStkInit( ), OS_ENTER_CRITICAL( ), OS_EXIT_CRITICAL( ),
OSCtxSw( ), OSIntCtxSw( ), and OSTickISR( ). The first two functions are used during the
configuration of the RTOS, i.e. at the beginning of an application. When a task is being created
OSTaskStkInit() is called to prepare that task’s stack for operation. OSStartHighRdy() is called
by MicroC/OS-II to start the highest priority task ready to run when the RTOS it is prepared to
start multi-tasking.

The remaining five programs [see appendix] required for porting the MicroC/OS-II to the ADSPBF533 are used throughout the course of a running application and can therefore have an effect
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on

the

real-time

performance

of

the

RTOS.

OS_ENTER_CRITlCAL(

)

and

OS_EXIT_CRITICAL() are used for entering and exiting critical sections of code, OSCtxSW()
and OSIntCtxSw( ) are used for task and interrupt level context switches and OSTickISR( ) is
called to handle the RTOS ticks. These functions are now discussed in detail with a view to
optimising their real-time performance on the ADSP-BF533.

3.3.1 Critical Sections
A critical section of code is treated indivisibly, i.e. it is not interrupted during execution. After the
section of code starts executing, it must not be interrupted under any circumstances. To ensure
that execution is not interrupted, interrupts are typically disabled before the critical code is
executed and enabled when the critical code is exited. In MicroC/OS-Il, disabling interrupts
allows the kernel to protect code from being entered simultaneously from either multiple tasks or
ISRs.

MicroC/OS-II

defines

two

functions

to

disable

and

enable

interrupts;

OS_ENTER_CRlTlCAL( ) and 0S_EX1T_CRIT1CAL, respectively, however, the main body of
these functions must be written by the user of the OS when porting it to a processor.
The ADSP-BF533 DSP has within its instruction set two instructions, cli and sti, for disabling
and enabling interrupts respectively. In the ADSP-BF533, interrupts are enabled and disabled in
the core Interrupt Mask (IMASK) register. The cli instruction globally disables general interrupts
by setting all IMASK bits to zero. In addition, it copies the previous contents of the IMASK
register into a user-specified register to save the state of the interrupt system. The sti instruction
globally enables interrupts by restoring the previous state of the interrupt system back into
IMASK.

The interrupt enable and disable times are among the most important specifications that a real
time kernel vendor can provide because they affect the responsiveness of a system to real-time
events. As entering and exiting critical sections is a regular event in an RTOS during multi
tasking, it is necessary to have the code for both operations optimised. To do this, a software tool
called the VisualDSP++ Instruction Pipeline Viewer [22] can be used to examine how
instructions progress through the ADSP-BF533’s instruction pipeline. The ADSP-BF533 has a
ten-stage instruction pipeline, as show in figure 3.1.

The VisualDSP++ Blackfm® simulator environment allows for the graphical viewing of the
instruction pipeline. It shows all delays that can be incurred in a program as a result of stalls, kills
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anc instruction latencies, all of which are of great concern when attempting to optimize the real
time performance of a block of code. It indicates events using the icons shown in figure 3.2.
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Figure 3.1: ADSP-BF533’s ten-stage instruction Dioeline.

Reasons for kills are as follows:
•

Branch Kills - change of flow

•

Miss-predict - miss-predict conditional change of flow

•

Interrupt - interrupt/exception events

•

Re-fetch - re-fetch, such as following an IDLE instruction.

[con

Event
Illegal

An illegal instruction has been
detected

Kill

A stage of the pipe contains an
aborted instruction

W

Multi

A placeholder for multi-cycle
instructions

s

Stall

A stall has occurred at a stage
in the pipeline

Unknown

The pipeline stage contains an
unknown instruction

B

Bubble

Caused by prior stalled stage

F

Fetch

Caused by an instruction fetch

IL

li<J

Figure 3.2: The VisualDSP-H- Pipeline event types and their icons in the pipeline viewer tool.
Reasons for stalls are many with the most common being:
•

Data Address Generator (DAG) read-after-write (RAW) hazard

•

Memory stall

•

Memory-mapped register stall

•

CSYNC, SSYNC and IDL stalls

•

Loop setup and awkward loop stalls
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Multi-cycle instructions are a category of instructions that cannot be completed in less than two
cycles [25], Consequently, the extra cycles generated by such an instruction cannot be removed
without removing the multi-cycle instruction itself A latency condition exists when a pair of
instructions incurs extra cycles because of their proximity to each other in the code. A latency
condition’s cycle loss can be avoided by separating the two instructions by as many instructions
as cycles lost. Each multi-cycle and latency entry indicates whether it is currently supported in the
simulation environment.
Critical code entry and exit on the ADSP-BF533 is speed optimised by running the MicroC/OS-II
entirely in supervisor mode. Supervisor mode applications do not need to raise exceptions in
order to access protected resources. This is achieved by always having interrupt level 15 asserted.
Note also that interrupt 14 is always enabled as it is used for kernel level control. This is
explained in more detail in section 3.3.2.
The code for OS_ENTER_CRITICAL( ), see listing 3.1, and its performance in the instruction
pipeline is worth consideration. At some point in the RTOS’s operation, the function call
0S_ENTER_CRIT1CAL is met (L3.1 line 1). The processor enters the JEnterCritcalRegion
assembly block (L3.1 line 2) and begins by clearing all interrupts and storing the current state of
the IMASK register in the r2 data register.

0

Some Task C Code:
OS_ENTER_CRITICAL()
_EnterCriticaLRegion:
cli r2; // get current IMASK and clear ( disable IRQs )
r2 = OxOOOOCOOO; // inten-upts IVG14 & IVG15
sti r2; // (OS SAV ti'aps)
Its;

_EnterCriticaIRegion:

Some Task C Code:
Listing 3.1: Blackfin® assembly code for the MicroC/OS-II function OS_ENTER_CRITICAL().

The r2 data register is the given the value OxOOOOcOOO (L3.1 line 3) and then, using the sti
instruction, this value is placed in the IMASK register to allow only software interrupt levels 1
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and 15 (L3.1 line 4). A return from subroutine instruction is executed (L3.1 line 5) after which the
processor returns to the first instruction in the critical region. The pipeline performance for the
0S_ENTER_CR1TICAL() block of code is shown in figure 3.3.

All delays and stalls are picked up in the decode section of the instruction pipeline. This stage, or
indeed any of the execute stages, can be used to inspect the performance of a block of code. In
figure 3.3 it can be seen that the entire block of code for entering a critical section consumes a
total of sixteen core clock cycles. The code for entering a critical section begins at the instruction
that calls it, i.e. ‘call OS_ENTER_CRITICAL()’, cycle 0 in figure 3.3. This is followed by four
‘Kill’ cycles as a result of a ‘call to subroutine’ instruction. Such instructions constitute a change
in program flow and in total consume five core clock cycles.

Figure 3.3: Pipeline performance of the ADSP-BF533 assembly code for
MicroC/OS-n’s 0S_ENTER_CR1T1CAL() function.

This five cycle delay is followed by three instructions, all of which occur in a single cycle and do
not have any latency conditions between them. When the RTS instruction is met in the decode
stage, this causes a stall of two cycles and is an unavoidable feature of such event handling
instructions. Finally, five more cycles are consumed as the program again branches back to the
beginning of the actual critical section. As all the stalls and kills encountered in this code are
unavoidable, sixteen core clock cycles is the best achievable performance for entering critical
section on an ADSP-BF533 miming MicroC/OS-11.
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Repeating this analysis for OS_EXIT_CRITICAL( ), which is essentially the opposite of
OS_ENTER_CRITICAL( ), one main difference is noted in that the MicroC/OS-II requires the
current RTOS interrupt nesting level to be checked at the beginning of the code. If this value is
already zero then the code exits without restoring the previous state of the IMASK register, i.e. if
it is already zero then the OS_EXIT_CRITICAL() code exits without restoring global interrupts.
Alternatively, if the current interrupt nesting level is not zero then all global interrupts are
restored and the code returns to the next instruction in the calling routine. The Blackfm®
assembly code for OS_EXIT_CRITICAL() is shown in listing 3.2.

0

Some Task C Code:

1

OS_EXIT_CRITICAL()

2
3
4
5
6
7
8
9

10

_ExitCriticalRegion:
p3.h = _OSIntNesting;
p3.1 = _OSIntNesting;
r3 = [p3];
cc = r3 == 0;
if !cc jump_EXIT;
r3 = OxOOOOffflstir3;
_EXIT;
rts;
_ExitCriticalRegion:

//check OS nesting level
// if nesting level ah eady
//() then exit without
// restonng intermpts
// enable all global lnt^

Some Task C Code:

Listing 3.2; Blackfm® assemblv code for the MicroC/OS-II function ‘OS EXIT CRITICAL().
The ADSP-BF533 pipeline performance of the OS_EXIT_CRITICAL() function can be seen in
figure 3.4. In total, the routine consumes twenty core clock cycles. Ten of these are due to kills
caused by the initial and final change of flow instructions ^calV and ‘m’ and two are due to stalls
for the sti multi-cycle instruction. The rest of the cycles are consumed by the single-cycle
instmctions in the main body of the function. All delays are unavoidable and hence this is the best
performance achievable for the OS_EXIT_CRITICAL() routine on the ADSP-BF533.

3.3.2 Interrupts
The event controller on the ADSP-BF533 processor handles all asynchronous and synchronous
events to the processor. Event handling supports both the nesting and prioritization of interrupts.
Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures
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that servicing a higher priority event takes precedence over servicing a lower priority event. The
controller provides support for five different types of events; emulation, reset, non-maskable
interrupt, exceptions and interrupts. In all, the processor has sixteen different events as described
in Table 3.2
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Figure 3.4: Pipeline performance of the ADSP-BF533 assembly code for MicroC/OS-ITs
OS_EXIT_CRITICAL() function.

Each event has an associated register to hold the return address and an associated retum-fromevent mstruction. When an event is triggered, the state of the processor is saved on the supervisor
stack. Of the nine general-purpose interrupts, the two lowest priority interrupts, 14 and 15, are
used for software interrupt handling. Interrupt 15 determines which mode, user or supervisor, the
processor is in.
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Table 3.2: Core Event Controller of the ADSP-BF533.
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All ISRs on an ADSP-BF533 running the MicroC/OS-II OS must follow the same procedure,
listed as follows:

1.

Save all CPU register (save context).

2. Call OSIntEnter() - to inform the OS that an ISR has begun.
3. Check interrupt level - if this interrupt is the first interrupt, we save its Stack Pointer.
4. Clear the interrupting device.
5. Execute the user code for the ISR
6. Call OSIntExit() - inform the OS that the ISR is finishing.
7.

Restore all CPU registers - restore context.

8.

Execute a return from interrupt instruction.

A requirement of MicroC/OS-II is that all ISRs must be written in the specific processor’s
assembly language. However, on the ADSP-BF533 this is not necessary as the VisualDSP++ C
compiler supports an in-line assembly language and so the ISR code can be put directly in a C
source file [23]. Also, by writing the ADSP-BF533 ISR in C, the need to explicitly save and
restore the system context when entering and exiting ISR is removed as the VisualDSP++ C
compiler does this automatically.
Interrupts are a very important part of any real-time system. They should require as little time to
service as possible so as not to affect the overall performance of a system. A number of steps can
be taken to increase the performance of interrupts on the ADSP-BF533 while running
MicroC/OS-lI. First, it is necessary to understand the main factors that affect an ISR’s real-time
performance.

•

Interrupt Latency: One of the most important specifications of an RTOS is the amount
of time for which interrupts are disabled. In a real-time environment interrupts should be
disabled as little as possible to avoid causing interrupts to be missed.

The longer

interrupts are disabled, the higher the interrupt latency. Interrupt latency is given by the
following equation:

Interrupt Latency = Maximum amount of time interrupts are disabled for
+ Time to start executing first instruction in ISR

(2.1)
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•

Interrupt response is defined as the time between the reception of the interrupt and the
start of the user code that handles the interrupt. It accounts for the sum total of overhead
involved in handling an interrupt. Typically, the processor CPU registers are saved on the
stack before the code is executed. In MicroC/OS-II, a special function provided by the
kernel needs to be called to notify the kernel that an ISR has started. This function, called
OSIntEnter(), allows the kernel to keep track of nesting interrupts. The response time for
a pre-emptive kernel is given by:

Interrupt Response

Interrupt Latency + Time to save CPU contex
+ Execution Time of Kernel ISR entry function

•

(2.2)

Interrupt Recovery is defined as the time required for the processor to return to the
interrupted code or to a higher priority task. In a pre-emptive kernel, a function is called
at the end of the ISR which, in MicroC/Os-II, is called OSIntExit( ). It allows the kernel
to determine if all interrupts have nested. If so, then the kernel determines if a higher
priority task has been made ready to run as a result of the interrupt and then the higher
priority task is resumed. Note that in this case, the interrupted task resumes only when it
again becomes the highest priority task ready to run. For a pre-emptive kernel, interrupt
recovery is given by:

Interrupt Recover}' Time

Time to determnie if a higher priority task has been made ready to run
+ Time to restore the CPU context of the highest prioity task

(2.3)

+ Time to execute a return from interrupt instruction.
To test the interrupt performance of the ADSP-BF533 while running the MicroC/OS-II RTOS,
three separate ISRs are considered. The first is an ISR written entirely in C in which no steps
have been made to enhance performance, i.e. latency, response time and recovery time. The
second ISR is also written in C but a number of steps are taken to improve performance,
discussed shortly. Finally, an ISR is written entirely in Blackfm® assembly. The user code of
each interrupt is the same and involves clearing the PPTs DMA interrupt followed by posting a
MicroC/OS-II flag. Note that in both of the C-based ISRs, the current context does not need to be
explicitly saved as the C compiler does this automatically. The pseudo-code for the first ISR is
shown in listing 3.3.
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External_Task_Code();
ISR {//stal l of ISR, CPU context automatically saved
Call OSIntEnter();
Assembly code to check nesting
// start ISR user code
PPI_DMA_Interrupt = 0;
Call OSPostFlag();
// end ISR user wde
Call OSIntExit();
} //end ISR, CPU am text automatic restore

External_Task_Code( );

Listing 3.3; Pseudo-code for a MicroC/OS-II interrupt service routine on the ADSP-BF533
written entirely in C with no steps taken to improve performance.

Using a feature of the ADSP-BF533’s architecture known as the cycle counter, an insight can be
gained into the performance of the ISR. It counts core clock cycles during the execution of
programs and includes execution, wait state, interrupts and events while the processor is in user
or supervisor mode. The count value is stored in two 32-bit registers, CYCLES and CYCLES!.
Using the cycle counter the interrupt latency (L3.3 line 0 to L3.3 line 1), the interrupt response
time (L3.3 line 0 to L3.3 line 2), the interrupt processing time (L3.3 line 2 to L3.3 line 3), the
interrupt recovery time (L3.3 line3 to L3.3 line 4) and the overall interrupt time (13.3 line 0 to
L3.3 line4) for the ISR are measured, shown in figure 3.3.
It can be noted that in the code just described, there are two function calls: OSIntEnter( ) and
OSIntExit( ). In OSIntExit( ) there are in turn three more function calls, one to
OS_ENTER_CRTICAL, one to OS_EXIT_CRITICAL and one to OSCtxSw( ), which is a
function to perform an interrupt level context switch. Every time the ISR body calls an external
OS function, time is absorbed saving and restoring contexts. With the exception of OSCtxSW()
(a long function written in assembly and not always needed in an ISR), it is very easy to bring all
the hsted and necessary C and assembly functions to within the main body of the ISR thus
eliminating the need to enter and exit external functions. This can help inerease the interrupt
response and recovery times of the ISR. The pseudo code for such an ISR is shown in listing 3.4.
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0

Extern al_ Task_ Code();
ISR { //start of ISR, CPU context automatically saved

1

C code.... for entering an interrupt
Assembly eode.... for checking nesting level
// start ISR user code
PPI_DMA_Interrupt = 0;
Call OSPostFlag();
// end ISR u.sei' code

2

3

Assembly code.... to enter critical section
C code.... to exit interrupt (Call OSCtxSWf) if required)
Assembly code.... to exit critical section
} //end ol'ISR, CPU aintext automatically restored

4

External_Task_Code();

Listing 3.4: Pseudo-code for a MicroC/OS-II interrupt services routine on the ADSP-BF533
written entirely in C with some performance enhancement.

The performance results from the final ISR, which used only function calls to OSIntExit( ) and
OSFlagPost( ), i.e. the operations of entering an interrupt, clearing the interrupting device and
saving and restoring context were all performed within tlie body of the assembly ISR, and the
other approaches, i.e. the assembly ISRs, are shown in figure 3.3.
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Figure 3.3: Intermpt performances for MicroC/OS-II ISR on the ADSP-BF533 DSP.
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Clearly, those written in C show an improvement in performance between the optimised and the
un-optimised code. However, the greatest achievement, almost 20% improvement in
performance, is achieved when the ISR is written entirely in assembly with the only external
function calls being to post an OS flag and to inform the OS that an ISR is being exited.

3.3.3 Task switchins and Context Switches
When a task switch occurs in MicroC/OS-II a number of internal functions are called to initiate
the switch. Three of these functions, CpuSaveContext, CpuRestoreContext and OSCtxSw( ) are
specific to the processor involved and must be written in assembly by the user of the OS.
CpuSaveContext and CpuRestoreContext are used to save the current task’s context onto its stack
and to load the new task’s registers from its stack into the processors core. In the ADSP-BF533,
all processor registers are saved onto the stack, i.e. r7:0, p5:0, al:0, i3:0, b3:0, 13:0,m3:0, lcl;0,
Itl :0 and Ibl :0, a total of 36 32-bit registers and two 40-bit registers. CPURestoreContext restores
these registers in the reverse order in which they were saved.
OSCtxSw( ) is called to perform a task-level context switch. This is accomplished by issuing a
software interrupt instruction. The associated interrupt service routine, or exception handler,
vectors to OSCtxSw(). The current task calls a MicroC/OS-ll service that causes a higher priority
task to be made ready to run. At the end of the service call, MicroC/OS-11 calls OS_Sched( ),
which concludes that the current task is no longer the most important task. OS_Sched( ) then
executes a software interrupt by invoking the macro OS_TASK_SW( ). In the ADDS-BF533
processor, this macro is defined as ''asm(" raise 14;')'P.
Interrupt 15 is reserved for keeping the OS in supervisor mode. This interrupt is never serviced so
as to avoid placing the processor in user mode thereby limiting OS access to certain registers and
resources. Interrupt 14 is reserved specifically for context switches. It is implemented by the
External Event Management (EEM) “rawe” instruction which forces a specified interrupt or reset
to occur. The raise instruction only executes in supervisor mode. If execution is attempted in user
mode, the force interrupt instruction produces an “illegal use of protected resources” exception.
The interrupt executes when it has high enough priority. Interrupt 14 is never disabled, even when
entering critical sections. The software interrupt instruction forces some of the processor’s
registers (most likely the return address and the processors status word) onto the current task’s
stack and then the processor vectors to OSCtxSw( ) to perform a full context switch.
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The performance of the OSCtxSw( ) function can have a direct effect on the real-time
performance of a system since it is necessary to be able to switch from task to task in as short a
time as possible. As the code for the OSCtxSw() function in MicroC/OS-II is written by the user
of the RTOS, there is an opportunity to enhance its performance as much as possible.
OSIntCtxSw( ) is a function also written by the user and is called when exiting an ISR. Like
OSCtxSw(), it is used perform a context switch, except that it is called from within an ISR. For
best performance, both of these functions are written in assembly with VisualDSP++ pipeline
viewer used to reduce or completely remove any unnecessary stalls and latencies in the code.

3.3.4 Ticks and the Core Timer
A clock tick is a special interrupt that occurs periodically. This interrupt can be viewed as the
system’s heartbeat. The time between interrupts is application specific and is generally between
10 and 200ms. The clock tick allows a kernel to delay a task for an integral number of clock ticks
and to provide timeouts when tasks are waiting for events to occur. The faster the tick rate, the
higher the overhead imposed on a system. MicroC/OS-lI, like all kernels, allows a task to be
delayed for an integer number of ticks. However, it requires that the user provide a periodic time
source to keep track of delays and timeouts.
On the ADDS-BF533 processor, this is best achieved using the processor’s core timer. The core
timer, unlike the ADSP-BF533’s other timers, is clocked by the core clock and not by the system
clock. It is provided specifically as a system tick clock for generating OS periodic interrupts. For
the purpose of this project, is not necessary to delay tasks as the main body of this work is in
dealing with the assessment of the ADSP-BF533’s suitability and performance when applied to a
system such as the SmartSpectra. If, however, the ADSP-BF533 were to be used in any final
design, then it would be necessary to provide the system with the ability to delay tasks in order to
give the system a certain amount of robustness. For example, it would be necessary to provide a
time-out mechanism for certain peripherals, e.g. the SPI port, if it did not receive confirmation
notices while trying to communicate with other devices within the SmartSpectra hardware. For
the present, it is sufficient to concentrate on providing the RTOS with the necessary clock tick
and on optimising its service routine to reduce overhead.

The ADSP-BF533’s core timer includes four core MMRs, the Timer Control register (TCNTL),
the Timer Count register (TCOLTNT), the Timer Period register (TPERIOD), and the Timer Scale
register (TSCALE). When the timer is enabled the TCOUNT register is decremented once every
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TSCALE + 1 number of clock cycles. When the value of the TCOUNT register reaches 0, an
interrupt is generated. If the timer is configured for auto-reload mode then the count register is
reloaded with the contents of the period register and the count begins again.
It is best to have a separate routine to initialize the core timer. This routine is called when the
DSP is first being initialized by the RTOS, i.e. before any tasks have been created and
multitasking starts. As well as configuring the core timer MMRs, this routine informs the OS
which routine is to be used whenever a core timer interrupt occurs.

COPEMMR BUS

J

L... J

L

Figure 3.4: Block diagram of the ADSP-BF533’s Core Timer.
MicroC/OS-II recommends that Tick interrupts should be enabled only after multitasking has
started because, potentially, the tick interrupt could be serviced before the MicroC/OS-II starts
the first task. At this point, MicroC/OS-II would be in an unknown state hence risking an
application crash. On the ADSP-BF533 it is possible, even recommended, to start the timer
before multi-tasking starts. However, the tick ISR must determine if the RTOS is running when it
is first called. If not, then the interrupt should finish without calling OSTimeTick( ). Like all
MicroC/OS-II interrupts in the ADSP-BF533, as discussed in the previous sections, the tick ISR
is written in assembly to provide greatest real-time performance. There is however one difference
between the core timer tick ISR with other MicroC/OS-II interrupts on the ADSP-BF533 DSP.
To facilitate the enabling of the core tick interrupts before multitasking has started, the tick ISR
begins by checking to see if the RTOS is running. If it is not, then the ISR exits immediately
without performing any timing operations. If the RTOS is running, then the tick gets serviced.
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The MicroC/OS-Il clock tick is serviced by calling OSTimeTick( ) from within tick ISR.
OSTimeTick() keeps track of all task timeouts and timers. The execution time of OSTimeTick()
is directly proportional to the number of tasks created in an application. However, execution time
is still very deterministic.

3.4 MicroC/OS-II performance monitorins on the ADSP-BF533.
MicroC/OS-II provides two features that can help in the initial development of applications and
with accessing their run-time performance. A stack checking function tells application developers
how much task stack space is being used by that task while a statistics stack provides developers
with run-time statistics.

•

OSTaskStkChk()
Every task in the MicroC/OS-II RTOS runs independently and must be provided with its
own stack area. When designing an application it is important to determine the stack
requirements of each task as accurately as possible. The stack size must not only account
for task requirements, e.g. local variables, function calls, etc., but also for maximum
interrupt nesting, saved registers, local storage in ISR. OSTaskStkChk() determines how
much stack space a task actually uses. Task stacks created in MicroC/OS-11 are
completely cleared, i.e. all memory entries set to zero, before use. OSTaskStkCh( )
computes the amount of free stack space by stepping from the bottom of the stack and
counting all the zero-value entries on the stack until a non-zero value is found. The
amount of stack space used is obtained by subtracting the number of zero-value entries
from the stack size specified when the task was initially created.

Stack checking can help reduce the amount of RAM needed by an application by not
over-allocating stack space. As the ADSP-BF533 provides only 4KBytes of scratchpad
memory, this is a useful facility. As already stated in section 3.1, this memory operates at
core clock speeds and is provided specifically for storing stack space and local variables.
The more task stacks that can be placed in this memory the better the real-time
performance of the overall system. Note, however, that when allocating stack space on
the ADSP-BF533 scratchpad memory while running the MicroC/OS-II RTOS, it is
advisable to allocate anywhere between 10 and 100 percent more stack space than is
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reported by the OSTaskStkChk( ) task to allow possible interrupt nesting and for any
possible future system expansion.

•

OSTaskStat()
This task provides MicroC/OS-II applications with run-time statistics. When enabled, this
task executes every second and computes the percentage of CPU usage, i.e. it tells how
much of the CPU time is used by an application as a percentage. The value is placed in
and 8-bit integer variable called OSCPUUsage whose resolution is 1 percent.

The OSTaskStat( ) task works in conjunction with MicroC/OS-II’s idle task to calculate
the percentage CPU usage. The idle task is run when no other tasks are ready to run.
Every time it runs, a counter called OSIdleCtr is incremented. When an application starts
multi-tasking in MicroC/OS-II, the first task called is the start task in which all other
tasks required by an application are created. However, before this happens, OSTaskStat( )
puts the processor to sleep for one full second, i.e. during which the only task running is
the Idle task. Subsequently, the value of OSIdleCtr is copied into a variable called
OSldleCtrMax whose value does not change for the rest of the application running time.
The start task then continues to create all required application tasks and the application
begins operating.
From there on, the OSTaskStat( ) task runs every second to calculate the percentage of
CPU usage using the following equation:

OSCPUUsage(%) = 100

OSIdleCtr
OSldleCtrMax
100

(2.4)

3.5 Summary.
This chapter introduced the MicroC/OS-II real-time operating system and its main requirements
for porting to DSPs. Appropriate aspects of the ADSP-BF533’s architecture were described along
with a more detailed discussion on user code required to perform the porting optimally, e.g. those
routines with a direct effect on the real-time performance of the OS. Interrupts on the ADSPBF533 while running the MicroC/OS-II were also outlined in detail with a view to comparing the
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overall duration of interrupts written in C to those written in the Blackfin® assembly language.
Finally, some features of the OS which assist in the development of applications and the
monitoring of performance were introduced.

48

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP

Chapter 4
Data and Cache Memories
An important aspect of any embedded real-time system is memory. Configuration and usage are
critical as miss-management of memory can not only reduce efficiency but can also be
detrimental to a system’s operation. This chapter discusses the run-time aspects of the ADSPBF533’s internal and external data memories. For the present, the DSP’s internal instruction
memory is large enough to incorporate the MicroC/OS-11 RTOS and a small number of image
processing algorithms. As such, it does not present a performance issue and so its structure and
operation are omitted from this chapter. Instead, the discussion will focus on the internal data
memory, which consists of both SRAM and cache memory. The structure and performance issues
associated with both data memories are investigated with respect to the processing of multispectral image data sets. Also discussed are the architectural features of the ADSP-BF533 which
assist in the management of both the internal and external memory spaces.

4.1 Memory Structure
The ADSP-BF533’s hierarchical, modified. Harvard memory architecture contains up to
148KBytes of on board LI memory with access of up to 128MBytes of external L2 memory and
up to 4MBytes of external asynchronous memory such as FLASH, ROM, etc. The processor has a
unified 4GByte address range that spans a combination of on-chip and off-chip memory and
memory-mapped I/O resources. Within this range, some of the address space is dedicated to
internal, on-chip resources. The memory portions of this address space are arranged in a
hierarchical structure to provide a good cost/performance balance in some very fast, low latency.
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on-chip memory, such as cache or SRAM, and in larger, lower cost/performance off-chip
(external) memory systems.

The LI memory system is the primary highest-performance memory available to the DSP. The
off-chip memory system, accessed through the EBIU, provides facility for expansion with
SDRAM, flash memory and SRAM, optionally accessing up to 132MBytes of physical memory.
The memory DMA controller provides high bandwidth data-movement capability. It can perform
block transfers of code or data between the internal memory and the external memory spaces.

4.1.1 Internal Memory
The ADSP-BF533 processor has three blocks of on-chip memory providing high-bandwidth
accesses to the core. The first is the LI instruction memory consisting of up to SOKBytes of
SRAM, 16KBytes of which can be configured as a four-way, set-associative cache. This memory
is accessed at full processor speed. The second on-chip memory block is the LI data memory,
consisting of two banks of up to 32KBytes each. Each memory bank is configurable, offering
both cache and SRAM functionality. This memory block is also accessed at full processor speed.
The third memory block is a 4KBytes block of scratchpad SRAM that runs at the same speed as
the LI memories but is only accessible as data SRAM and cannot be configured as cache
memory.

4.1.2 External Memory
External memory is accessed via the EBIU. This 16-bit interface provides a glue-less connection
to a bank of synchronous DRAM (SDRAM) and as many as four banks of asynchronous memory
devices including flash memory, EPROM, ROM, SRAM and memory-mapped I/O devices.

4.1.3 I/O Space
The architecture does not define a separate I/O space. All resources are mapped through the flat
32-bit address space. On-chip I/O devices have their control registers mapped into memory
MMRs at addresses near the top of the 4GByte address space. These are separated into two
smaller blocks, one containing the control MMRs for all core functions and another containing
the registers needed for setup and control of the on-chip peripherals outside the core. The MMRs
are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.
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4.2 Data Address Generators (DAGs)
The ADSP-BF533 uses address generators to lessen the demands on memory. The time required
to bring a data point into a computational element is the sum of the time to generate the data
address plus the time to fetch the data. Since the throughput is dominated by the total time,
speeding up the address generation phase by using a dedicated address generator puts less
demand on the data fetch phases.

The ADSP-BF533’s DAGs generate addresses for data moves to and from memory. When
generating addresses, the DAGs let programs refer to addresses indirectly using a DAG register
instead of an absolute address. The DAG architecture, shown in figure 4.1 supports several
functions that minimize overhead in data access routines. These functions include supplying an
address, supplying an address with post-modily, supplying an address with offset, modifying an
address and supplying a bit-reversed carry of an address.

The DAG subsystem comprises two DAG arithmetic units, nine pointer registers, four index
registers and four complete sets of related modify, base, and length registers. These registers hold
the values used by the DAGs to generate addresses. The Index registers (I[3:0]) hold an address
pointer to memory. Modify registers (M[3:0]) provide the increment or step size by which an
Index register is post-modified during a register move. Base and Length registers (B[3:0] and
L[3:0]) set up the range of addresses and the starting address of a circular buffer and Pointer
registers (P[5:0]), Frame Pointer (FP), User Stack Pointer (USP), and Supervisor Stack Pointer
(SP) all contain address pointers to memory.
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Figure 4.1; The ADSP-BF533’s Data Address Generators.
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4.3 LI SRAM Data Memory
Figure 4.2 shows in detail the structure of the LI data memory. The memory consists of two
separate banks each of size 32KBytes with up to 16KBytes configurable as either SRAM or
cache. Both operate at core clock speeds. The banks are further split into 4 sub-banks each of size
4KBytes.

All subsections used to construct the LI SRAM are single ported, however, they are organised so
as to reduce the likelihood of access collisions. This organisation results in an apparent multiported behaviour and, when there are no collisions, the following LI SRAM data traffic can occur
in a single core clock cycle:

•

Two 32-bit DAG loads

•

One pipelined 32-bit DAG store

•

One 64-bit DMA I/O

•

One 64-bit cache fill access

Accesses to SRAM do not collide unless they using the same 32-bit word polarity (address bit 2
matches), the same 4 KByte sub-bank (address bits 13 and 12 match), the same 16KByte half
bank (address bits 16 match) or the same bank (address bits 21 and 20 match). When an address
collision is detected, access is nominally granted first to the DAGs, then to the store buffer and
finally to the DMA and cache fill/victim traffic.

The ADSP-BF533 provides the user with a certain amount of control over which LI SRAM port
(data bank A or B) gets addressed by which DAG. For example, it can be arranged that all DAGO
memory reads are from port A and all DAGl fetches are from port B. Steering DAGO and DAGl
traffic to different ports can help optimise the DSPs performance.

4.4 Cache Memory Fundamentals
Caching is by far the simplest and most effective mechanism for dramatically increasing the
execution time of a program and thus the overall system level performance. However, before
studying the ADSP-BF533’s cache architecture it is advantageous to have a basic understanding
of cache memory.
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Figure 4.2: Block diagram of the ADSP-BF533’s LI data memory structure.

Most DSPs are currently being designed with some onboard cache. Cache is an expensive type of
memory, usually made out of SRAM, which works by automatically retaining information that
the CPU has recently used or generated. Its success in reducing the mean time taken by a CPU to
fetch an instruction or data is based on research performed at IBM in the late sixties when it was
shown that a high percentage of programs are extremely repetitive in nature. This is due mainly to
the facts that most computer code operates and accesses data within a given region of memory
repetitively before moving to a new region, a concept known as locality by reference or Spatial
locality, and also that repetitive accesses to a region in memory usually occur at around the same
time and are not usually spread evenly across the execution time of the program, a concept
referred to as locality in time or Temporal locality.

Thus, storing items used repetitively in small, very high-speed memory can limit memory access
wait states to the less repetitive portions of a program which can be stored in slower, less
expensive memory like main (e.xternal) memory. This is in effect how cache memory works.
Using the concepts of temporal and spatial locality, accesses to external slower memory can
appear to operate at similar rates to the faster internal memory thus increasing the DSPs
throughput.
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4.4.1 The Caching Process
The process of caching follows a certain path. At power-on, the cache contains random data and
is disallowed from responding to a request from the CPU. When the processor reads data from a
main memory location, the cache data RAM is ordered to copy that location’s contents while the
corresponding cache directory location is told to copy the address requested by the CPU. The
same sequence occurs for further cycles until a loop is encountered. Once the processor reaches
the end of the loop, the address of the first location is outputted which, in all probability, will still
be contained in the cache data memory. This time, however, the data from that location is
supplied to the processor from cache rather than from the slower external memory, as indeed are
the rest of the instructions and data involved in the loop.

4.4.2 Cache Architecture
There are four fundamental parts of a cache memory, as shown in figure 4.3. The cache TAGdirectory is a list of the main memory addresses of the data stored in corresponding locations of
the cache data memory. The bus buffers serve to prevent main memory being accessed when the
cache memory contains the required data. The whole system is controlled by the cache controller.
It is this logic which implements the algorithm and which moves data in and out of the cache data
memory and the cache directory. The control logic determines when to turn the bus buffers on
and off, when to read and write to the cache data memory and also where exactly in the cache
data RAM to store incoming information.

Cache memory is not organised as a series of bytes like main memory. Instead, cache
organisation is usually in blocks of cache lines each containing some number of bytes, typically a
small number that is a power of two, e.g. 16, 32, or 64. There are two reasons for this: firstly, if,
for example, the line is two or four words in length, the cache-tag RAM need only be one half or
one quarter of the depth of the cache data RAM and secondly, multiword transfers from main
memory can be designed to perform much faster than the number of individual transfers which
would be required to fill the same number of cache words. If the whole cached system is designed
around multiple-line transfers from main memory to the cache, the design can make superior use
of the available bus bandwidth.

54

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP

Figure 4.3: Block diagram of a basic cache architecture

4.4.3 Caching Policies
The method (or policy) employed to determine which cache location should be used to store a
copy of a main memory address is referred to as the mapping or hashing algorithm. The main
mapping methods used in caches are:

•

Direct Mapped Cache: Each memory location is mapped to a single cache line that it
shares with many others; only one of the many addresses that share this line can be used
at any one time.

•

Fully Associative Cache: A cache policy that allows any main memory location to be
mapped to any line.

•

Set Associative or N-Way Set Associative: Set associativity is a hashing algorithm in
which a number (N) of possible locations exist in the cache memory for each line. If N =
1, the cache is called direct mapped. A 2-way set associative cache can be thought of as
two separate caches either of which can generate a cache hit thus decreasing the
probability of a cache miss.

The direct mapped cache approach is the simplest technique both in concept and implementation.
The circuitry used to check for hits is fast but the hit rate is relatively poor in comparison to other
techniques. Fully associative cache is the most complex technique and requires very complicated
search algorithms when checking for a hit. It can lead to the whole cache being slowed down but
it does offer the best theoretical hit ratio [25], since there are so many options for caching any
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memory address. The N-way set associative cache, which is the most widely used hashing
method, is a compromise between direct mapped and fully associative caches. The cache is
broken into a set of N lines each. Any memory address can be mapped into those N lines. This
improves hit ratios over the direct mapped cache but without incurring a severe search penalty.
The 2-way and 4-way set associative caches are common in DSP memories.

When an address is outputted to external memory, the cache controller first examines the actual
address bits to determine if the data at this location in main memory is also available in cache.
The address bits are also used to determine where incoming information should be placed within
the cache data RAM. How exactly the controller uses the address bits to determine this varies
between designs but they tend to roughly follow the same basic approach detailed in figure 4.4.

Of the total number of address bits, a certain number are used to determine the set in which the
data will be stored in data cache. Figure 4.4 (a) shows how in a direct mapped cache the cache
controller could select a cache line for an 8 Kilobyte cache with 16-byte cache lines and a 32-bit
main memory address. Since there are 512 cache lines, this example uses bits four through twelve
to select one of the cache lines while bits zero through three select a particular byte within the 16
byte line. Figure 4.4 (b) shows how an 8 Kilobyte, 2-way, set associative, cache subsystem with
16-byte cache lines organizes the cache set as a set of 256 sets with each set containing two cache
lines (“2-way” means that each set contains two cache lines).

4 3____0
I
j

32-bit physical address
Eight bits (bits 4. .12)
provide an index to
select one of 256
different cache lines

One bit (12) or the Cache
controller chooses one of
two different Ways

I
Figure 4.4: Use of address bits in common data cache memories for (a) direct mapped
cache and (b) 2-way set associative cache.
Eight bits from the 32-bit memory address select one of these 256 different sets. The cache
controller can then map the block of bytes to either cache line within the set. Some designs allow
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the user to force the cache controller to use a separate address bit in deciding which way to
operate, as is illustrated in figure 4.4 (b). The advantage of a 2-way set associative cache over a
direct mapped cache is in having two accesses on 8 Kilobytes boundaries while still getting
different cache lines for both boundaries.

In addition to examining the addresses bits, the cache controller also examines what are called the
tag bits. The tag bits are the remainder of the address generated by the processor (and used by the
system) after the set bits have been removed. They are compared with the tag bits of the cache
directory, which are stored at the same set address. If matching contents are found then the data
within the cache data RAM at the same set address represents the contents of the main memory
location being accessed. While the cache tag array holds information about what is exactly stored
in cache at a specific time it holds simultaneously information regarding the status of each cache.
This information is kept in what can be described as various housekeeping bits and, depending on
the specific cache design, can include valid bits, used to identify cache addresses with currently
valid data, dirty bits, used to identify a location that has been modified by the CPU within the
cache and has yet to be updated in main memory, read-only bits, to identify a cacheable addresses
where the cache line is updated during cache miss reads only and not on write hits and anything
else which is stored along with every other cache line but is neither data nor an address tag.

Some cache controllers watch over accesses into the cache and categorize the order in which each
way was accessed, also making a note of which way’s line was accessed least recently. This is
used to find a line to replace with data when all cache lines are full. Using the concept of
temporal locality (if a memory location has been referenced recently, it is likely to be referenced
again in the near future), an algorithm is used to pick a cache line that is least recently used and to
replace that line with new data. This is called a Least Recently Used (LRU) algorithm.

Depending on the cache design being used, a number of bits are set-aside in the cache tag
directory to implement the LRU algorithm. For example, an LRU policy is easy to implement in a
2-way set associative cache system. All that is required is a bit set to zero whenever the CPU is
accessing one cache line and set to 1 whenever the other cache line is being accessed. This bit
will indicate which cache line to replace whenever a replacement is necessary. For a four-way set
associative cache, managing the LRU information is a bit more difficult. For example, a four-way
cache must have five LRU bits for each line to represent the 24 (4!) possible states of use of the
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cache contents (order in which ways A, B, C and D were used). An 8-way system would require
16 bits for the LRU. LRU statistics are maintained separately for each line.

4.5 Cache Memory in the ADSP-BF533
The ADSP-BF533’s cache architecture [27] is known as a split cache in that its instruction and
data caches are separate. This allows access to the data space through the data cache and accesses
to instructions through the instruction cache thus producing the same effect as using a 2-way set
associative cache. Another main advantage is that the caches do not have to be the same size.
Instruction caches should be larger than data caches in most computing applications. However, in
applications such as image processing, small instruction caches and large data caches are
required. Thus, this work will concentrate on the data cache performance only, i.e. the two
16KByte, LI data cache banks
Remembering that the LI data memory consists of two 32KByte banks of SRAM, A and B, each
split into four 4KByte sub-banks, the upper 16KBytes of both banks can be configured as a 2-way
set associative cache, and, when data cache is enabled, either 16KBytes of A or 16KBytes of B or
16KBytes of both A and B can be set to serve as cache. When two banks are available and
enabled as cache, additional sets rather than ways are created and the whole cache can operate as
two independent, 16KByte, 2-way set associative caches that can be independently mapped into
the Blackfin® processor address space.
With the ADSP-BF533 data cache, each way consists of 256 sets/lines of cache in which each
line consists of 32 bytes of data. Like SRAM, accesses to cache do not collide unless they are to
the same 4K sub-bank, the same half bank or to the same bank. However, cache has less apparent
multi-ported behaviour than SRAM due to the overhead in maintaining tags. When both banks
are enabled as cache, it is possible to control which half of the address space is handled by which
bank of memory.

4.5.1 Data Cache Performance
There are several aspects of the ADSP-BF533’s data cache memory that can affect its
performance in real-time applications. Most are related directly to the cache architecture and
policies and are beyond the ability of users to improve. There are, however, three features under
user control that can affect the real-time performance. These are the mode used, the control of
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cache address space mapping to internal cache banks and the control over the initial state of a
cache.

Cache Modes: The ADSP-BF533 offers three different operational modes. These are: writethrough with cache line allocation only on reads, write-through with cache line allocation on both
reads and writes and write-back which allocates cache lines on both reads and writes. In writethrough caches, for each store operation the cache initiates a write to external memory
immediately following the write to cache. This is one of the simplest methods of implementing a
cache memory, however, write-through caches consume far more main memory bus bandwidth
than write-back caches. In write-back caches, also known as copy-back caches, data written into
the cache by the CPU is not written into main memory until the data line is to be replaced. A dirty
bit is set in the cache when a location has been written into. If the Dirty bit is not set, the contents
of the cache location can be destroyed. Clearly, cache configuration greatly influences cache
performance. Depending on the usage and nature of the data stored at certain memory locations, it
might be advantageous to configure some locations as write-back and others as write-through on
read only.
Address mapping:

Another factor concerns how exactly the cacheable address space maps

into the internal cache banks. For example, it is possible during program runtime, e.g. of a basic
linear filter algorithm, that all cacheable address space maps only to one of the internal cache
banks thus leaving the other bank under-utilised. This can result in a larger miss ratio since the
bank being used is constantly being refilled by cache misses, i.e. excessive thrashing. Utilising
both banks properly increases the associativity of the overall cache hence reducing the final miss
rate and improving the overall performance of the cache. As already stated in the previous
section, the ADSP-BF533 processor provides the user with the ability to select to a small degree
how the cacheable address spaces map into the internal cache banks. This is done by either using
bit 14 or bit 23 of the cacheable address to select whether cache bank A or B is used for all
addresses.
Bits 14 and 23 can designate whether banks A or B are to be used for all addresses. The DCBS bit
in the DMEM CONTROL register decide which of the two is to be the cache selector.
•

If DCBS = 0 then A[I4] is part of the address index and all addresses in which A[14] = 0
use

data

bank

B.

All

addresses

in

which

A[14] = 1

use

data

bank

A.
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In this case, A[23] is treated merely as another bit in the address stored with the tag in the
cache and compared for hit/miss processing by the cache. Thus, alternating 16KByte
pages of memory map into each of the two 16KByte caches implemented by the two data
banks. Consequently, any data in the first 16KByte of memory can be stored only in data
bank B while any data in the next address range (16KByte through 32KByte) can be
stored only in data bank A. Any data in the next range (32KByte through
48KByte) would be stored in data bank B. Hence, the cache operates as if it were a
single, contiguous, 2-way set associative 32KByte cache. Each way is 16KByte long and
all data elements with the same first 14 bits of address index to a unique set in which up
to two elements can be stored (one in each way).
•

If DCBS = 1 then A[23J is part of the address index and all addresses where A[23] = 0
use

data

bank

B.

All

addresses

where

A[23] = 1

use

data

bank

A.

In this case, A[14] is treated merely as another bit in the address stored with the tag in the
cache

and

compared

for

hit/miss

processing

by

the

cache.

The system now functions more like two independent caches, each a 2-way, set
associative, 16KByte cache. Each bank serves an alternating set of 8MByte blocks of
memory. For example, data bank B caches all data accesses for the first 8MBytes of
memory address range, i.e. every 8MBytes of range vies for the two line entries (rather
than every 16KByte repeat). Likewise, data bank A caches data located from 8MByte
through to 16MByte, e.g. if the application is working from a data set that is 1MByte
long and located entirely in the first 8MByte of memory, it is effectively served by only
half the cache, i.e. by data bank B (a 2-way, set associative, 16KByte cache). In this
instance, the application never derives any benefit from data bank A.
For most applications, it is best to operate with DCBS = 0. However, if the application is working
from two data sets, located in two memory spaces either 16KBytes or 8MBytes apart, closer
control over how the cache maps to the data is possible. For example, if the program is doing a
series of dual MAC operations in which both DAGs are accessing data on every cycle, by placing
the DAGO’s data set in one block of memory and the DAGl data set in the other, the system can
ensure that: DAGO gets its data from data bank A for all of its accesses and DAGl gets its data
from data bank B. This arrangement causes the core to use both data buses for cache line transfer
and therefore achieves the maximum data bandwidth between the cache and the core.
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Cache State:

In the ADSP-BF533 DSP a data cache line is in one of three states: invalid,

exclusive (valid and clean) and modified (valid and dirty).

1.

An invalid cache line is not usable by the processor since a cache line match cannot
occur.

2.

If the state of the line is exclusive then the new tag and data write over the old line. The
line is valid and the data contained in the line matches that in the source memory. The
data in a clean line does not need to be written to source memory before it is replaced.

3.

If the state of the line is modified then the cache contains the only valid copy of that data.
Also known as dirty, the cache line has been written to without writing to main memory.
Such a cache line must be copied back to main memory to ensure that any copy stored in
main memory contains the most current data.

As expected, the state of a cache line upon initial use of the cache and during use can affect real
time performance. If, for example, an image-processing algorithm begins from a new cacheable
address space not used previously then much of the data cache will be invalid. This will slow
down the processor and the initial miss rate will be very large. A quick invalidation of the cache
will help to alleviate this problem. The ADSP-BF533 provides an instruction for invalidating
cache lines called the FLUSHINV (Data Cache Line Flush and Invalidate) which causes the data
cache to synchronize the specified cache line with external memory. If the cached data line is
dirty, the instruction writes the line out and marks the line clean in the data cache. The line is then
invalidated. If the line is in the cache and dirty, the cache line is written out to external memory.
The valid bit in the cache line is then cleared. Besides the FLUSHINV instruction, two additional
methods are available to invalidate the data cache when flushing is not required. The first
technique directly invalidates valid bits by setting the invalid bit of each cache line to the invalid
state. For invalidating the complete data cache, a second method is available. By clearing the
DMC[1:0] bits in the DMEM CONTROL register, all valid bits in the data cache are set to the
invalid state. A second write to the DMEM CONTROL register to set the DMC[1:0] bits to their
previous state then configures the data memory back to its previous cache/SRAM configuration.
Such operations can greatly increase the overall cache performance, however, this can depend on
the applications of the cache data and how they are used. This will be investigated in more detail
in chapter six.
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4.5.2 Measurins Data Cache Performance
A cache hit occurs when the data that the CPU wants is located in its cache. A miss occurs when
the data is not in cache and must be fetched from main memory. Since the execution time of a
program is thus dependent on the cache miss ratio, miss ratios have traditionally been the metric
by which caches are evaluated and judged. The VisualDSP-H- software used throughout this
project provides excellent facilities for evaluating the data cache performance including a cache
viewer. This tool shows how instructions are being executed and how data is being fetched. The
obtained information can be used to boost an application's performance.
CachaSuowSaNiA

Carai^MyUitsCairi

HI Cam
FW«lch Cart
PonalyCairt

CenflgurA.. Detiitd. Mftory Performance I HMogrMn Aidresf VIei

CacheSupoBsnkB

v

Mas Court
Capacly Mits Couu
CofflpUiov Mits Co>^
CorttoMinCoitt
Hit Due
Data FWetrt) CoLrt
Penally Comt

Canflgir^ Pelaied» HMery

PerFermance I HMogram AddretsViewl

Cach«Supa(6ar#A

Figure 4.5; Example of the VisualDSP-H- cache viewer window showing the
performances of both cache banks in (a) and (b) and the overall utilisation of
both banks in (c) and (d) respectively.
The viewer also provides the user with details on the cache configuration, hit/miss ratio, history
plus a graphical representation of the activity within each cache bank. The hit/miss information
can be used to locate instructions in cache when they are needed. Ensuring that there are no cache
misses in frequently executed areas of an apphcation (as highhghted by the profiler utility) is a
critical step in optimizing the application's software performance.

4.6 Memory Management
The ADSP-BF533 processor contains a page based Memory Management Unit (MMU) that
provides control over cacheability of memory ranges as well as management of protection
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attributes at a page level. The MMU provides great flexibility in allocating memory and I/O
resources between tasks with complete control over access rights and cache behaviour.

The 4GByte address space of the processor can be divided into smaller ranges of memory or I/O
referred to as memory pages. Every address within a page shares the attributes defined for that
page. The architecture supports 1KByte, 4KByte, 1MByte and 4MByte page sizes. Each page is
defined by a two-word descriptor consisting of an address descriptor word and a properties
descriptor word. The address descriptor word provides the base address of the page in memory.
The properties descriptor specifies properties or attributes of the page, which include:
Page size 1KByte, 4KByte, 1MByte, 4MByte
Cacheable/non-cacheable.
If cacheable: write-lhrough/write-back .
Dirty/modified.
Supervisor write access permission.
User write access permission.
User read access permission.
Valid: Check this bit to determine whether this is valid CPLB data.
Lock: Keep this entry in MMR; do not participate in CPLB replacement policy.

4.6.1 RTOSs and Pase Descriptor Tables
Memory management is a very important feature of any application and should always be used in
conjunction with an RTOS. In the ADSP-BF533 DSP, the MMU is implemented as two 16-entry
Content Addressable Memory (CAM) blocks. Each entry is referred to as a Cacheability
Protection Lookaside Buffer (CPLB) descriptor. When enabled, every valid entry in the MMU is
examined on any fetch, load or store operation to determine whether there is a match between the
address being requested and the page described by the CPLB entry. If a match occurs, the
cacheability and protection attributes contained in the descriptor are used for the memory
transaction with no additional cycles added to the execution of the instruction or data fetch.

Memory management is an optional feature in the ADSP-BF533 processor architecture. Its use is
predicated on the system requirements of a given application. For example, with very small
memory models, it may be possible to define a set of CPLB descriptors that fit into these 32
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entries that cover the entire addressable space and never need to be replaced. This type of
definition is referred to as a static memory management model. However, operating environments
commonly define more CPLB descriptors to cover the addressable memory and I/O spaces than
will fit into the available on-chip CPLB MMRs. When this happens, a memory-based data
structure, called a Page Descriptor Table (PDT), is used. In it can be stored all the potentially
required CPLB descriptors.

When the ADSP-BF533 processor issues a memory operation for which no valid CPLB
descriptor exists in an MMR pair, an exception occurs that places the processor into supervisor
mode and vectors to the MMU exception handler. The handler is typically part of the RTOS
kernel that implements the CPLB replacement policy. Before CPLBs are enabled, valid CPLB
descriptors must be in place for both the page descriptor table and the MMU exception handler.
After the new CPLB descriptor is loaded, the exception handler returns and the faulting memory
operation is restarted. This operation should now find a valid CPLB descriptor for the requested
address and then proceed normally.
Managing Modes:

In many systems, the application program is run in user mode while the

operating system and its services run in supervisor mode. It is desirable to protect code and data
structures used by the operating system from inadvertent modification by a running user mode
application. This protection can be achieved by defining CPLB descriptors for protected memory
ranges that allow write access only when in supervisor mode. An attempted write to a protected
memory region in user mode results in an exception being generated before the memory is
modified. Even supervisor mode functions can be blocked from writing to memory pages that
contain code whose modification is not expected.

Managing SRAM:

If all LI memory is configured as SRAM then the data and instruction

MMU functions are optional, depending on the application’s need for protection of memory
spaces either between tasks or between user and supervisor modes. To protect memory between
tasks, the operating system can maintain separate tables of instruction and/or data memory pages
available for each task and can make those pages visible only when the relevant task is running.
When a task switch occurs, the operating system can ensure the invalidation of any CPLB
descriptors on chip that should not be available to the new task. It can also preload descriptors
appropriate to the new task.
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Managing Cache:

If the LI Data Memory is configured partially or entirely as cache, the

corresponding CPLBs must be enabled. When an instruction generates a data memory request and
the cache is enabled, the processor first checks the DCPLBs to determine whether the address
requested is in a cacheable address range. If no valid DCPLB entry in an MMR pair corresponds
to the requested address, an MMU exception is generated to obtain a valid DCPLB descriptor to
determine whether the memory is cacheable or not. As a result, if the LI Data Memory is enabled
as cache, then any memory region that contains data must have a valid DCPLB descriptor defined
for it. These descriptors must either reside in the MMRs at all times or be resident in a memorybased page descriptor table that is managed by the MMU exception handler.

Managing I/O and DMA Operations: It is very important for an RTOS to be aware exactly of
which memory spaces are deemed as cacheable and which are reserved for DMA operations. As
outlined in section 2.5.1, it is best to plan for low cache activity on certain address spaces, or
preferably none at all, during important DMA operations. This helps save on the bus bandwidth
required for the processor to copy data coming through a DMA channel into cache as well as
some other memory space. When using the ADSP-BF533’s MMU and its DMA engines, it is
advisable to have control of memory spaces that are being used for DMA activity so as to define
them as cacheable only after the DMA has filed them and they are required for processing.

4.7 Summary
This chapter introduced the ADSP-BF533’s memory structure with particular emphasis placed on
its internal data SRAM and cache memories. It was observed that the processor’s modified
Harvard architecture speeds up memory accesses through the use of dedicated data address
generators and through the use of a split cache memory. An introduction to the fundamentals of
cache memory was then made and topics such as the caching process, cache architecture and
caching policies were discussed. The ADSP-BF533 processor data cache memory was then
detailed with a view to optimising its real-time performance.

Finally, some of the ADSP-BF533’s memory management features were discussed along with
their wider implications when used in conjunction with a RTOS.
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Chapter 5

Implementation of Image
Processing A-lgorithms
This chapter investigates the computational abilities of the ADSP-BF533 DSP. Its core
architecture is investigated with respect to its ability to process multi-spectral image data. Two
image-processing algorithms are introduced as a means of benchmarking the ADSP-BF533 DSP
in both its operating modes. Initially, the features of the ADSP-BF533’s core architecture that
give it the ability to perform arithmetic operations on image data are discussed. The Arithmetic
Logic Units (ALUs), Multiply Accumulate Units (MACs), Video ALUs and the Blackfm®
instruction set are detailed with particular attention paid to the instruction features like video
instruction, instruction size and parallel use of instructions. The chapter then discusses two image
processing algorithms. Linear Filtering and Sobel edge detection. How the ADSP-BF533’s
internal data memory layout, core architecture and instruction set combine to optimise the
implementation of the algorithms is explored. The relevant software tools in the VisualDSP++
development environment are also included in the discussion.

5.7 The ADSP-BF533^s Core Architecture
The ADSP-BF533 processor core consists mainly of an arithmetic unit, a control unit and an
address arithmetic unit, see figure 5.1, as well as both instruction and data memory which are
constructed in a modified Harvard architecture. The main features of the processor core are two
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16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four 8-bit video ALUs, and a 40-bit
shifter. The computational units process 8-, 16-, and 32- bit data from the register file.

Figure 5.1: Block diagram of the ADSP-BF533’s core showing the Address Arithmetic Unit,
the Control Unit and the Data Arithmetic Unit.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory.
It contains a multi-ported register file consisting of four sets of 32-bit index, modify, length, and
base registers (for circular buffering) and eight additional 32-bit pointer registers (for C-style
indexed stack manipulation).

A program sequencer controls the instruction execution flow including instruction alignment and
decoding. For program flow control, the sequencer supports Program Counter (PC) -relative and
indirect conditional jumps (with static branch prediction) and subroutine calls. Hardware is
provided to support zero-overhead looping. The architecture is fully interlocked meaning that
there are no visible pipeline effects when executing instructions with data dependencies.

The compute register file contains eight 32-bit registers. When performing compute operations on
16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for
compute operations come from the multi-ported register file and the instruction constant fields.
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5.1.1 Arithmetic Losic Units
The two ALUs perform arithmetic and logical operations on fixed-point data. ALU fixed-point
instructions operate on 16-, 32-, and 40- bit fixed-point operands and output 16-, 32-, and 40- bit
fixed-point results. ALU instructions include; fixed-point addition and subtraction of registers,
addition and subtraction of immediate values, accumulation and subtraction of multiplier results,
logical AND, OR, NOT, XOR, bitwise XOR, negate and ABS, MAX, MIN instructions. The
main operations of the ALUs are:

•

Single 16-Bit Operations; in which any two 16-bit register halves may be used as the
input to the ALU. An addition, subtraction or a logical operation produces a 16-bit result
that is deposited into an arbitrary destination register half ALUO is used for this
operation because it is the primary resource for ALU operations.

•

Dual 16-Bit Operations: in which any two 32-bit registers may be used as the input to
the ALU, considered as pairs of 16-bit operands

•

Quad 16-Bit Operations: In which any two 32-bit registers may be used as the inputs to
ALUO and ALUl, considered as pairs of 16-bit operands.

•

Single 32-Bit Operations: In which any two 32-bit registers may be used as the input to
the ALU, considered as 32-bit operands.

•

Dual 32-Bit Operations: in which any two 32-bit registers may be used as the input to
ALUO and ALUl, considered as a pair of 32-bit operands

5.1.2 Multiply Accumulate Units
The two multipliers, MACO and MACl, perform fixed-point multiplication and multiply and
accumulate operations. Multiply and accumulate operations are available with either cumulative
addition or cumulative subtraction. Multiplier fixed-point instructions operate on 16-bit fixedpoint data and produce 32-bit results that may be added or subtracted from a 40-bit accumulator.

Each multiplier has two 32-bit inputs from which it derives the two 16-bit operands. For single
multiply and accumulate instructions, these operands can be any data registers in the data register
file. Each multiplier can accumulate results in its accumulator register, A1 or AO. The
accumulator results can be saturated to 32-bits or 40-bits. Each accumulator register is divided
into three sections—AO.L/A 1 .L (bits 15:0), AO.H/A 1 .H (bits 31:16), and AO.X/A 1 .X (bits 39:32).
A 32-bit multiplier result is deposited into the lower bits of the combined accumulator register
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and the MSB is sign-extended into the upper eight bits of the register (AO.X/Al.X). Multiplier
output can be deposited not only in the AO or A1 registers but also in a variety of 16- or 32-bit
data registers in the data register file.
TO HEllORY

FROM WE 1.10RY

Figure 5.2; The ADSP-BF533’s two ALU Units with the MAC Units shown in grey.

The processor’s two 16-bit MACs can be used in the same operation to double the MAC
throughput. The same two 32-bit input registers are offered to each MAC unit providing each
with four possible combinations of 16-bit input operands. Dual MAC operations are frequently
referred to as vector operations because a program could store vectors of samples in the four input
operands and perform vector computations.

5.L3 Video ALUs
Four 8-bit Video ALUs enable the processor to process video information with high efficiency.
Each Video ALU instruction may take from one to four pairs of 8-bit inputs and return one to
four 8-bit results. The inputs are presented to the Video ALUs in two 32-bit words from the data
register file. The possible operations include:

•

Quad 8-Bit Add or Subtract

•

Quad 8-Bit Average

•

Quad 8-Bit Pack or Unpack

•

Quad 8-Bit Subtract-Absolute-Accumulate

•

Byte Align
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5.1.4 Shifter
The 40-bit shifter can deposit data and perform shifting, rotating, normalization and extraction
operations. The shifter provides bitwise shifting functions for 16-, 32-, and 40- bit inputs yielding
a 16-, 32-, and 40- bit output. These functions include arithmetic shift, logical shift, rotate, and
various bit test, set, pack, unpack and exponent detection functions. These shift functions can be
combined to implement numerical format control including full floating-point representation.

5.2 The ADSP-BF533^s Instruction Set
The Blackfm processor family assembly language instruction set employs an algebraic syntax
designed for ease of coding and readability. The instructions have been specifically tuned to
provide a flexible, densely encoded instruction set that compiles to a very small final memory
size. The instruction set also provides fully featured multi-function instructions that allow the
programmer to use many of the processor core resources in a single instruction. Coupled with
many features more often seen on microcontrollers, this instruction set is very efficient when
compiling C and C++ source code. In addition, the architecture supports both user
(algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes
of operation allowing multiple levels of access to core processor resources. The assembly
language, which takes advantage of the processor’s unique architecture, offers the following
advantages:
•

Seamlessly integrated DSP/CPU features which are optimized for both 8-bit and 16-bit
operations.

•

A multi-issue, load/store, modified Harvard architecture which supports two 16-bit MAC
or four 8-bit, ALU + two load/store + two pointer updates per cycle.

•

All registers, I/O, and memory are mapped into a unified 4G-byte memory space
providing a simplified programming model.

•

Microcontroller features such as arbitrary bit and bit-field manipulation, insertion, and
extraction, integer operations on 8-, 16-, and 32- bit data types and separate user and
supervisor stack pointers.

The ADSP-BF53x Blackfm processor instruction set is optimized so that 16-bit opcodes represent
the most frequently used instructions. Complex DSP instructions are encoded into 32-bit opcodes
as multi-function instructions. Blackfm products support a limited multi-issue capability where a
70

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP

32-bit instruction can be issued in parallel with two 16-bit instructions. The Blackfin® processor
is not superscalar, i.e. it does not execute multiple instructions at once. However, it does permit
up to three instructions to be issued in parallel with some limitations. A multi-issue instruction is
64-bits in length and consists of one 32-bit instruction and two 16-bit instructions. Execution time
corresponds to the slowest of the three instructions.

5.3 Linear Filterin 2
Many useful image-processing operations such as edge detection, image sharpening, noise
reduction, and image matching may be implemented by linearly filtering the image with a
selected FIR filter. Linear filtering of an image is accomplished through an operation called
convolution. Convolution [28] is a neighborhood operation in which each output pixel is the
weighted sum of neighboring input pixels. The matrix of weights is called the convolution kernel,
also known as the filter. 1 he two-dimensional convolution of an input image x[i,j] and a twodimensional kernel

is given by:

(5.1)
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The (2,4) output pixel is computed using the following steps:
1. Rotate the convolution kernel 180 degrees about its centre element.
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2.

Slide the centre element of the convolution kernel so that it lies on top of the (2,4)
element of x

3. Multiply each weight in the rotated convolution kernel by the pixel value of x underneath.
4.

Sum the individual products from step 3.
Values of rotated convolution kernel
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Figure 5.4: Convolution of x with h at point x(2,4).

Hence the (2,4) output pixel is:
(1.2) + (8.9) + (15.4) + (7.7) + (14.5) + (16.3) + (13.6) + (20.1) + (22.8) = 575

5.3.1 Linear Filtering on the ADSP-BF533
To realise the full computational potential of the ADSP-BF533’s core when Filtering 8-bit multispectral image data, both ALU units should be used in parallel. Consider the following operation:

‘al += rO.h * r2.l, aO += rO.I * r2.l (is) \ \ rO = A/7 + + /

11 r3 = fi3+ + l: ’

MACO multiplies one pixel value with one coefficient {aO += rO.l * r2.l (is)) and MACl repeats
the same operation on a different pixel and coefficient (al += rO.h * r2.l). Both results are
accumulated separately. Note that both MAC units operate on 16-bit inputs and therefore each 8bit pixel and each 8-bit coefficient must be stored in a 16-bit register. Since data registers in the
ADSP-BF533 DSP are 32-bit, they can hold two different pixels or two separate coefficients.
Hence, the upper (or lower) word of one data register is multiplied by the upper (or lower) word
of another data register.
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While the MAC instructions are operating, the next two pixel and coefficient values are being
loaded into their respective data registers {rO = [il++]) and {r3 = [i3++J). This entire operation
consumes just a single core clock cycle. Thus each MAC unit can complete 750 million MAC
operations per second, or a total of 1500 million MAC operations per second when combined.

In section 2.3.2.1 a transfer scenario for the SmartSpectra standard-mode was discussed in which
it was assumed that 48KBytes of internal data SRAM was available for processing purposes. It
was also assumed that the PPI was packing the incoming image data, i.e. two separate 8-bit image
pixels per 16-bit word, to achieve maximum bandwidth utilisation of the system bus. Filtering
this data requires splitting the input word into two 8-bit image pixel values and then into
individual 16-bit words in memory. Data unpacking consumes time and also extra LI data
memory. In figure 5.6, LI input buffers, A and B, store the incoming packed PPI data. Both
buffers are 5120 bytes large, 640 x 8 pixels, or 8 complete lines of spectral image data. While one
input buffer is being filled by the PPl’s DMA engine the other is free for unpacking and
processing. 1 he unpacking uses a separate buffer, 10240 bytes large (or 5120 16-bit words). The
linear filtering algorithm now operates on the data contained in this buffer.

Figure 5.6: Block diagram of the ADSP-BF533 core performing Linear filtering for the
SmartSpectra standard mode with packing enabled.
Following processing, the 640 x 8 block of output data is stored in a results buffer (also of size
10240 Bytes) and then packed into one of the two 5120 byte output buffers for MDMA transfer to
L2 memory. In total, this operation consumes 40960 Bytes of the available 48KBytes. Packing
and unpacking helps achieve better utilisation of the system bandwidth. Further improvements
can be made by storing both input buffers in separate LI blocks of data, as with the output data.
This can help reduce collisions (memory conflicts) on the internal buses and hence achieve an
apparent multi-ported behaviour for the internal memory banks as described in chapter 4.
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While data packing and unpacking is time consuming, its effects can be further minimised by the
parallel nature of the ADSP-BF533’s Video instructions. All four video ALUs can be used in a
single core cycle. Consider the following Blackfm® video instruction for unpacking data:

(r2, r3) = byteunpack rl :0 ;

It is a 32-bit instruction that can be used in parallel with any other two 16-bit instructions. Four
contiguous bytes are copied from a pair of source registers and adjusted for byte alignment. The
selected bytes are loaded into two arbitrary data registers on half-word alignment. The incoming
spectral image data can now be unpacked and made ready for processing. Conversely, the
‘bytepack’ instruction packs the filtering results into one of the two output buffers. A flow chart
for the byteunpack-bytepack based linear filtering algorithm is shown in figure 5.7.

The linear filtering algorithm begins by initializing all required variables, which includes loop
counters used at a later stage in the program. A loop count is then initiated for unpacking the
input data to the specified buffer. Any variables or loops associated with the convolution are
setup and the convolution loop is performed on the un-packed data. Lastly, data results are
packed into one of the two output buffers for MDMA transfer to L2 memory.

With packing disabled, an image block of size 640 x 8 pixels consumes 10240 Bytes of LI data
memory compared to the 5120 Bytes with packing enabled, as shown in figure 5.8. The input
buffers consume 20480 bytes between them, as do the output buffers. However, the linear
filtering algorithm can now process image blocks in a shorter time. These gains are, however,
quickly offset by the inefficient use of system bandwidth when transferring data in an unpacked
format.

Finally, whether packing is enabled or disabled, it is advisable to have both input buffers
contained in separate LI data mini-banks. As previously explained, access to the same mini
banks in LI memory can cause stalls and, while LI data memory is single ported, it can achieve
an apparent multi-ported behaviour by storing variables in separate mini-banks. If buffers are too
large to use completely separate using mini-banks, then they should at least be placed in separate
LI super-banks, i.e. bank A or B. Likewise for both output buffers. The bank holding the filter
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coefficients should also be contained in a separate mini-bank, i.e. a mini-bank that is not shared
with any other memory spaces such as buffers or variable
(iNPUp,
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Figure 5.7: Flow diagram for the Linear filtering (convolution) algorithm on the ADSPBF533’s core.

Figure 5.8: Block diagram of the ADSP-BF533 core performing linear filtering for
the SmartSpectra standard-mode with packing disabled.
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5.4 Sobel Ed2e Detection on the ADSP-BF533
Edge detection is one of the most common processes in image analysis. There are many ways to
perform edge detection on an image. One category of approaches includes the gradient based
methods [29]. As a first step, these generate a first derivative, or highpass filtered, version of the
image using:

(5.4)

= Y _ diff (a', y) = value{x, y) - value{x, y +1)
for horizontal edge detection and

(5.5)

= X _ diff (a, y) = value{x, y) - value{x -1, jf)

for vertical edge detection. This is equivalent to successively convolving the image with a column
2 X 1 template

1
-1

and a row 1 x 2 [-1 1] template. He and Vr are column and row detectors

respectively. Combined, they yield the gradient magnitude, i.e. the strength of the edge:
(5.6)

H(x,y) = 4v^(x,y) + Hl(x,y)

This value is then compared to a threshold, T, to determine the existence of an edge. Output
values of 255 or zero are produced. The first and last rows and columns have zero output values,
i.e. all boundary elements are zero. The result is a binary image.
One of the more well-known filters is the Sobel operator [30] which use two masks (Sobel
and one for vertical edges E'’:

masks), one for horizontal edges
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-f

E^ = 0

0

0

1

2

1

'-1

E'’ = -2
-1

0 r
0
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0

1

These are convolved with the image separately to measure the strength of horizontal edges and
vertical edges respectively present at each pixel. Thus, for a pixel in the iXh row and the }th
column:
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+

^ij
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y+i

(5.7)

(5.8)
and the gradient strength is;

EJT =PkJhk3

(5.9)

5.4.1 Implementing Sobel Edse Detection on the ADSP-BF533
The Sobel algorithm is computationally intensive and is therefore useful in benchmarking the
capability of the ADSP-BF533 DSP. Its implementation requires five separate buffers/variables:

1.

Input -- to hold the data to be processed.

2.

H buffer - to hold the results of the convolution of the input block with the Sobel
horizontal mask.

3. V_buffer — to hold the results of the convolution of the input block with the Sobel
vertical mask.
4.

SUM_buffer - to hold the sum of the squares of both the H_buffer and Y_buffer.

5. Output - to hold the final results (which is a binary image format).
MACO is used for the vertical convolutions and MACl for the horizontal convolutions. Both
results are squared and added with the results stored in the summation variable buffer
(SUM buffer). Two different approaches are taken to memory allocation. In the first method, all
the available LI space, in this case 48KBytes, is configured as SRAM. The multi-spectral data is
DMAed directly to external memory where it is stored in one of two external buffers, both of
which hold six spectral bands at a time. The algorithm then processes the data in small blocks
until a single spectral band has been completed. Separate MDMA channels are used to transfer
the data into LI memory for processing and to store the processed results back to one of the
external memory buffers. The input, output and convolution result buffers (H buffer and
V buffer) are each of size 5120 bytes; the summation buffer is 20480 bytes. This allows for
image block sizes of 640 by 8 pixels to be processed at any one time.
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In the second method, 32KBytes of LI data memory is configured as cache and all algorithm
variables are mapped to external memory [31], They are accessed indirectly via the cache
controller during processing. The input image is taken from one of the bands contained in one of
the two PPI-to-extemal memory buffers. Besides the buffers used for storing the incoming image
data, there are three buffers of size 640 x 480 bytes, one each for the H_buffer, Y_buffer and the
resulting image, and a SUM_buffer which is 640 x 480 x 4 bytes all situated in external memory.
The edge detection algorithm then uses all of these variables as if they were contained in LI
memory.

5.5 Statistical and Linear Profilin2
VisualDSP-t-+ provides two profiling methods, statistical and linear, for measuring program
performance. Statistical profiling randomly samples the target processor’s Programme Counter
(PC) and its memory accesses; linear profiling counts every execution of the PC and every
memory access. The results are presented in a graphical display, e.g. as in figure 5.9. Emulator
targets support statistical profiling but do not support linear profiling. Simulator targets support
linear profiling but do not support statistical profiling.
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Figure 5.9: An example of the VisualDSP-H- Linear profiling

The linear profiler was used during the simulator development of the linear filtering and Sobel
edge detection algorithms as an indicating exercise as to where the processor spent most of its
time during the image processing algorithms. During filtering, the processor spent 8% of the
overall time unpacking the input data, 91.5% on convolution and the remaining 0.5% on initiating
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loops and variables. During edge detection, the processor spent 58.3% of the overall time
convolving the input image with the vertical and horizontal masks and squaring the results, 37.2%
on thresholding and outputting the final binary image and the remaining 4.5% on initiating loops
and variables and setting all output image boundaries to zero.

5.6 Summary
In this chapter, those features of the ADSP-BF533’s core which allow rapid processing of image
data were explored. Also, two image-processing algorithms were discussed as a suitable means of
benchmarking the DSP in both operational modes. Implementation scenarios for both algorithms
were also outlined. The VisualDSP++ software’s linear and statistical profilers were also
introduced as non-intrusive methods of analysing run-time performance.
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Chapter 6
Tests and Pbsuits
In this chapter, all tests performed on the ADSP-BF533 DSP with a view to assessing its control
and computational abilities are presented. The chapter begins by examining the performance of
the ADSP-BF533 when acquiring image data sets from the OV7141 CMOS image sensor in both
the standard-mode and smart-mode transfer scenarios proposed in chapter two. The performance
of the MicroC/OS-lI is then assessed. As outlined in chapter three, the ADSP-BF533 is an ideal
device for hosting an R fOS. However, the RTOS memory consumption and basic kernel service
timings need analysis as they can affect the overall real-time performance of an application.
Finally, results from implementing the image processing algorithms detailed in chapter five are
documented.

6.1 ADSP-BF533

-

to

-

OV714 1 Interface

The OV7141 CMOS image sensor produces VGA, 640 x 480 resolution, greyscale images with
8-bits per pixel. It has two synchronisation signals, VSYNC and HSYNC, and a pixel clock of 12
MHz approx. With an output frame rate set at 30 fps, the OV7141 signal timing and data rate are
shown in figure 6.1. Figure 6.2 shows the format and timing of the OV7141 interfaced with the
ADSP-BF533. The images were captured using a Hewlett-Packard 1660As logic analyser.

After 640 pixel values have been outputted, the HREF line goes low for approximately 10 us
during which the data line values are considered invalid. A new line begins with the reassertion of
the HREF line. At an output data rate of 30 fps, the VSYNC assertions happen every 33.3 ms.
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Figure 6.1: The output signals from the OV7141 CMOS image sensor while set at a data rate
of 30 ^s. The eight data lines Y [0:7] are shown as a single bus line, along with the three
signal lines HREF, VSYNC and PCK. Shown in (a) are 15 different frames consuming a total
of 500ms where each frame begins with an assertion of the VSYNC line and (b) shows the
PCK timing with a frequency of approximately 12 MHz.
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Figure 6.2: Synchronisation timing for the OV7141 CMOS image sensor, (a) row output
timing showing the HREF signal asserted for a total of 53.28 us for one complete line of
image data and (b) frame sync timing showing the VSYNC line asserted for a short duration
(190 us) to initiate a new frame. Time between success frames is captured at 33.35 ms.

The PPl is configured for general-purpose input mode. Its three sync lines are configured active
high and its clock line for rising edge capture. A new frame capture is initiated with the assertion
of the VREF line (PPI FSl) followed by an assertion of the HREF line (PPI_FS2) with the Field
hne (PPI_FS3) held low. To capture a full frame of OV7141 image data, the count register is
configured for 640 samples/pixel per line and the frame register for 480 lines per frame. The
DMA engine is set for memory write with packing enabled, i.e. two 8-bit pixels per 16-bit
transfers. With 2-D DMA in ‘Stop-mode’ selected, the DMA engine is given an outer loop
(image lines/rows) of 480 elements and an inner loop (samples/pixels) of 640. Figure 6.3 shows a
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captured frame exported in JPEG format from external SDRAM memory using the image viewer
from VisualDSP++. The viewer can read and display an image (BMP, JPEG, PPM, and MPEG)
from the ADSP-BF533’s memory space or from a PC file.

Figure 6.3: A single frame captured from the OV7141 CMOS image
sensor through the PPl port of the ADSP-BF533 Blackfm® DSP.

6.1.1 Testins the SmartSpectra Standard-Mode Transfer Scenario
In standard-mode, the DSP is expected to perform basic operations on all incoming multi-spectral
data. These operations can be performed in the DSP core during data acquisition with all
processed results being stored in external SDRAM. The DSP core works on the image data in
blocks of 640 x 8 pixels at a lime.

In chapter five it was explained why the DSP’s LI data memory is split up into 2 input buffers,
and two output buffers, and, depending on whether or not packing of the input data was enabled,
a separate un-packing buffer. Chapter two explained that the PPI’s DMA engine could use
descriptors to acquire the OV7141 image data. Each descriptor uses a separate input buffer as its
target memory space and when one buffer is filled, the PPI switches over to the other buffer,
leaving the filled buffer free for processing. When a block has been processed, the results are
contained in one of the two output buffers. Using a MDMA channel, this data is then transferred
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directly to L2 memory for permanent storage. While one output buffer is being used to transfer
data out for storage, the other is free to be used by an image-processing algorithm.
In order for such a system to work in real-time, it would be necessary for the image-processing
part of the overall transfer scenario to complete its operation before the PPI port has acquired
another 640 x 8 pixel block of image data. Using the OV7141 to test this transfer scenario, the
time allowed to the core to process a 640 x 8 size block of image data is determined by the time
required for the PPI to acquire a single block of image data, i.e. the time for the OV7141 to output
8 separate lines of image data. At a frame rate of 30fps, figure 6.4 shows this time to be 500 us
approx. Thus, the ADSP-BF533 core has 500 us to process a single block of image data before
the PPI port receives a new block.
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Figure 6.4: OV7141 timing for eight lines of image data. The OV7141
data rate is set at 30 fps and each line is represented by a complete
assertion of the HREF line.

Figure 6.5 shows the result of the standard-mode transfer scenario. A simple block-transferring
algorithm was used whereby when one input block is filled it is then automatically transferred to
one of the two possible output blocks, i.e. no processing of the image data takes place. Six
consecutive images are stored in external memory repeatedly.

6.1.2 Testing the SmartSpectra Smart-Mode Transfer Scenario
In smart-mode, the DSP is expected to perform complex image-processing algorithms. Processing
time is considered too large to permit the PPI’s DMA operations to run through the processor’s
internal LI memory before entering L2 memory. As such, the PPI must transfer all incoming data
directly to external L2 memory where it is kept for later processing stages.
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Figure 6.5: Result for the PPI DMA and MDMA operation in the standard
mode transfer scenario. Six consecutive images are stored in L2 memory.
All subsequent image acquisitions are stored in the same memory space. No
image processing has been performed on these images.

To help achieve efficient usage of system bandwidth, a double buffering scheme is used, whereby
six spectral bands/images are DMAed directly to a special buffer space in L2 memory. When this
memory space is filled, DMA operation switches over to use a separate L2 buffer to acquire the
next six consecutive images/bands. The PPTs DMA engine is configured for descriptor use with a
separate descriptor block for each external buffer space. With 2-D DMA enabled, each descriptor
interrupts after receiving a single image/band and again when six consecutive images have been
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received. This ensures that the processor is able to keep track of which spectral band is kept in
which external memory space.
Figure 6.6 shows the results of the PPFs configuration for smart-mode. Buffers A and B each
contain six consecutive images with the first image in buffer B directly following the last image
in buffer A. Through the use of interrupts and variables the processor keeps track of which bands,
i.e. band one of six, are currently being acquired and the external memory storage locations where
all bands are kept remain constant.

The time allowed for smart-mode image processing algorithms is dictated by the time taken by
the PPl port to acquire six consecutive multi-spectral bands. This time is approximately 200 ms,
as seen from figure 6.7.
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Figure 6.6; Result for the PPTs operation during smart-mode operation. Both
buffers are in external L2 SDRAM with (a) showing six consecutive images
captured in buffer A and (b) showing the next six consecutive images in buffer B.

85

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP

( Ana 1 yzer ]( Haveform MACHINE I

i1 Accumulate

(

’
Hex

)(Acq. Control]

(Cancel) (

j X -> 10
)0 -> 10

( Delay ] ( Markers
J (99^80trsJ 1 Time

/■■

f X to 0
1 199.8 ms

V

/

V

(Trig to Xl
1-36^32 us]

(

Run

)

Center
Screen ,

/-

IIIIIIIIIIJIIIIIIIIIUIIIIIIIIUIIIIIIIIIUIIIIIIIIIJIIIIIIIII

Figure 6.7; OV7141 timing for six consecutive frames of image data.
The OV7141 data rate is set at 30 fps and the start of each frame is
signalled by a momentary assertion of the VS YNC line

6.2 The MicroC/OS-II Port
Memory, both instruction and data, is an important part of any real-time system. An RTOS can
quickly consume both if not managed correctly. To help in this, the VisualDSP-H- software
development environment provides users with an option to generate map files which contain
memory and symbol information for all executable files associated with a project. These are now
used to optimise the MicroC/OS-Il consumption of both LI instruction and data memories.

MicroC/OS-Il is designed to be scaleable, i.e. only those services needed by an application should
be included. This is accomplished by the use of conditional compilation {#define statements). The
ADSP-BF533 has a total of SOKBytes of LI instruction memory, 16KBytes of which can be
configured as either cache or SRAM. A full compilation of the MicroC/OS-Il RTOS consumes
almost 25 KBytes. A scaled down version which includes only flag and semaphore services and
excludes time, memory, messages, queues and mutex services consumes fewer than 15 KBytes. A
memory versus services breakdown is shown in figure 6.8. The user-defined codes required for a
successful port to the ADSP-BF533 consume approximately 1.5KBytes of instruction memory.

The ADSP-BF533 has a total of 64KBytes of LI SRAM, 32KBytes of which is configurable as
cache memory. When MicroC/OS-lI creates tasks, it also creates Task Control Blocks (TCBs),
which contain information about each individual task. For ease and speed of access by the kernel,
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the TCBs are best kept in LI data memory. Control of RTOS events such as semaphores and
mutexes are controlled via similar blocks called Event Control Blocks (ECBs) which are also
stored in data memory. In fact, all services in MicroC/OS-II use similar data blocks for
monitoring the individual units of each services, e.g. every flag created has data memory assigned
to store information about it. Every data block has 32 bytes of assigned memory for naming
purposes, i.e. for assigning names to individual tasks or events.

In MicroC/OS-II version 2.7, the version used during this project, this information is never used
and is only included for compatibility with future versions of the RTOS. To save on data memory
usage every kernel event data block was only assigned eights bytes for event names.
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Figure 6.8: Ll Instruction memory consumption for the services and
kernel code of the MicroC/OS-II RTOS.

Figure 6.9 shows the LI data memory consumption for a single kernel service unit, e.g. a single
task or flag, and also for ten such units. Approximately 4KBytes of Ll data memory is consumed
by variables, stacks and a heap, which the ADSP-BF533 requires in order to correctly build a
project.
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Figure 6.9: LI data memory consumption for the MicoC/OS-II RTOS showing (a)
kernel services and kernel variable data consumption and (b) task management data
memory consumption.

It is advisable, when building projects on the ADSP-BF533 that involve the MicroC/OS-II RTOS,
to assign a certain portion of LI data memory for stacks. The ADSP-BF533 DSP has 4KBytes of
LI scratchpad memory assigned specifically for local variables and stacks. Using MicroC/OS-IFs
stack checking feature, which was introduced in chapter three, it was noted that MicroC/OS-II
tasks on the ADSP-BF533 consumed approximately 200 bytes of scratchpad memory. However,
for safety purposes each task was assigned 400 bytes, which meant that excluding space for local
variables, the ADSP-BF533’s scratchpad memory could sustain ten different task stacks. As such,
a certain amount of L1 data memory, approximately 4KBytes was assigned to hold stack space
for extra RTOS tasks if required. In total, I6KBytes of LI data memory on the ADSP-BF533 is
set aside to hold the various RTOS kernel data, stacks and ADSP-BF533 variable data, and a
system stack. This left 48KBytes of the core LI data available for purely processing purposes.

6.2.1 MicroC/OS-II Kernel Service Timins on the ADSP-BF533
Figure 6.10 shows the results tests performed to evaluate the timings of certain services. Each
service was tested using the same basic routine. For example, OSTaskResume was used to
resume a task of higher priority that was previously suspended by the OSTaskSuspend service.
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Likewise, OSFlagPost was used to post a kernel flag thereby initiating a higher priority task that
was previously suspended with the OSFlagPend kernel service. As can be seen, resuming
suspended tasks is best achieved with the OSTaskResume fimction, however, it is unhkely that
this service could be used throughout an application. Resuming tasks waiting on kernel flags
consumes the most amounts of clock cycles. This should be used as infrequently as possible.
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Figure 6.10: Core clock cycle counts for the main MicroC/OS-Il
RTOS services while running on the ADSP-BF533 DSP.

6.3 Imaee Processin2 on the ADSP-BF533.
Both algorithms developed in chapter five were run on the VisualDSP-H- simulator to asses their
final performance. Using the core clock cycle counter their durations were measured. Note that
the ADSP-BF533 has a core which can operate at speed of up to 750 MHz, however for the
purpose of this project is was taken that the core clock would be operating at a speed of 650 MHz.
This means that a single core clock cycle consumes approximately 1.538 ns. Both algorithms
were tested using 640 x 480 8-bit greyscale images stored in external SDRAM.

6.3.1 Linear Filtering on the ADSP-BF533.
Using the core clock cycle counter, the number of cycles required to complete a single block of
image data, i.e. 640 x 8 image pixels, using the linear filtering algorithm was measured and
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converted into seconds. The results of the core clock cycle counts are shown in figure 6.11.
Packing enabled takes approximately 48.1 us and packing disabled takes 39.5 us. The allowable
processing time, from figure 6.4, is approximately 500 us. Thus, the linear filtering algorithm
consumes just 8 % of the time required to acquire 8 lines of image data with packing disabled,
and almost 10% with packing enabled. Clearly, in either case, there is capability to handle the
upper end of the SmartSpectra’s frame rate of 90 fps. Preferably, packing should be enabled in
standard-mode so that the PPfs DMA engine and the MDMA engine consume less system
bandwidth.
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Figure 6.11: Core clock cycle counts of the Linear filtering algorithm with
packing enabled and disabled. Both cycle counts are also represented as a
percentage of the overall time required to capture eight consecutive image lines on
the OV7141 CMOS image sensor.

6.3.2 Sobel Ed^e Detection on the ADSP-BF533.
In chapters two and five it emerged that there are two possible methods for image processing in
smart-mode of operation. All incoming image data is transferred directly to external memory
where it is stored in one of two memory buffers, each of which hold six image/bands. From there,
the data gets processed while the PPI is continuing to fill an available memory buffer. In one
method the internal memory is configured entirely as SRAM, whereby MDMD channels are used
to transfer the image data into internal memory and to transfer results back out to external
memory. The other method involves configuring 32KBytes of the ADSP-BF533’s LI data
memory as cache and using this memory with which to process the image data. All necessary
variables required for the processing, such as H_buffer, V_buffer, and SUM_buffer are also
stored in external memory along with the results and the unprocessed image data. With the
memory spaces containing this data configured as cacheable, all memory accesses are then left
entirely up to the cache controller and the core can refer to these variables directly as if they were
in LI data memory.
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Before the cache method can be compared to the SRAM method, it is necessary to first determine
the best cache configuration. In chapter four it was described how the ADSP-BF533’s data cache
memory has four main forms of configuration. The memory spaces defined as cacheable can
either be used in a write-back or a write-through cache and the external memory spaces can map
to one of the two internal cache banks, A or B, depending on whether they are 16KBytes apart or
SMBytes apart. To test the cache memory, all four situations were analysed with the cache hit
count and the lowest core clock cycle count used as the metrics to evaluate their performance.
These are:

1.

Write-through with 16KByte blocks of L2 memory mapping to separate LI cache banks.

2.

Write-back with 16KByte banks of L2 memory mapping to separate LI cache banks.

3.

Write-through with 8MByte banks of L2 memory mapping to separate LI cache banks.

4.

Write-back with 8MByte banks of L2 memory mapping to separate LI cache banks.

The VisualDSP++’s cache viewer has a window that displays a histogram depicting the overall
usage of the cache super-banks. The results for the Sobel Algorithm are shown in figure 6.12. As
expected, situations 3 and 4 perform worst because all the memory space used is in the same
8MByte L2 memory space.
The cache miss count is shown in figure 6.13. The performance of the write-through cache for
16KByte pages shows an overall miss count of approximately 35K for both banks, almost half
that for the write-back cache of the same page size. Also, roughly 33.5K of these miss counts are
due to compulsory misses, which cannot be avoided, while some 1.5K are due to conflict misses.
These are misses which, with closer inspection of the caching operations, might be reduced
somewhat.

Write-through cache with alternating 16KByte page size is emerging as the preferred option as far
as overall cache performance is concerned. This is supported by the overall hit count details
shown in figure 6.14. It requires less hit counts than the write-back method to complete the Sobel
edged detection algorithm.
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(d)

Figure 6.12; Histograms depicting the two cache super bank utilisations for situations 1 - 4
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Figure 6.13: Cache miss counts for the four cache configurations under test
using the Sobel edge detection algorithm.
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Figure 6.14: Cache hit counts for the cache configurations
under test using the Sobel edged detection algorithm on the
ADSP-BF533.
The overall core clock cycle counts required to process a single 640 x 480 pixel image using the
Sobel edge detection algorithm are shown in figure 6.15.
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Figure 6.15: Core clock cycle counts of the four different cache configuration methods.
The best performing method of cache is the write-through method, with 16KByte pages of L2
memory mapping to separate cache super-banks. It is now possible to compare the cache method
of processing the image data with the SRAM method which configures all the LI data memory as

93

Real-Time Multi-spectral Image Processing on the ADSP-BF533 DSP
SRAM. The available memory, in this case 48KBytes, is then split up into the required variable
spaces for processing the data through the Sobel edge detection algorithm. In this case, the DSP
can process individual image block sizes of 640 x 6 pixels at a time. Using MDMD channels to
transfer the unprocessed data into the core and transfer the results back out to L2 memory, the
algorithm must repeat 80 times, i.e. 640 * 6 * 80 = 307200 image pixels, in order to completely
process a single image/band. The results of these comparisons are shown in figure 6.16.
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Figure 6.16: Comparison of the cache method and the SRAM method of
processing a single 640 x 480 8-bit image through the Sobel edge
detection algorithm on the ADSP-BF533.

Clearly, the SRAM approach is the preferred method. However, it must be remembered that with
the PPl DMA operating simultaneously as the MDMA channels then these durations will increase
somewhat, although not dramatically, as there is more of the system bandwidth taken up by the
PPTs DMA operation. While acquiring single images at a time and then processing them, this
might become a problem due to congestion on the system bus. However while acquiring the six
consecutive image involved with capturing a single multi-spectral image set like that of the
SmartSpectra camera, this increase in processing time would not be nearly enough to warrant a
change in approach as far as image acquisition and processing are concerned.

6.4 Implementins Standard and Smart mode Task on MicroC/OS-IL
To test the real-time performance of the MicroC/OS-II in standard- and smart-mode transfer, two
applications with four separate tasks were set up: RTOS idle, statistics, start and a task to handle
all data captures, transfer and image processing. In standard-mode, a task called ‘Standard_Task’
was created which begins by initiating all PPl and MDMD MMRs as desired. The PPI port was
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turned on before entering an infinite loop in which the task managed all interrupts associated with
the task and ensured that the image processing, in this case linear filtering, was performed on
internal data buffers free from DMA usage. The linear filtering algorithm itself was implemented
as a single function and not as a separate task, i.e. a function call was made rather than changing
to a different priority task.

The task created to handle the smart-mode was ‘Smart_Task’ which likewise began by initialising
all required peripheral MMRs before turning on the PPI port and entering an infinite loop. Upon
acquisition of six consecutive images, image processing began with a function call to the Sobel
edge detection algorithm. The task loop ensured that processing was only performed on memory
spaces free from DMA activity and that both variables associated with keeping track of specific
images and all interrupts associated with the task were controlled via the main task loop. The only
structural difference between the standard-mode task and the smart-mode task was the number of
interrupts. The standard-mode task had just two interrupts to contend with, one for the PPI port
and one for the MDMA transfer to external memory; the smart-mode had three separate
interrupts, one for the PPI port, one for the external to internal MDMA transfer and one for the
internal to external MDMA transfers.
Both tasks were run for a period of time with OSStatTask running in parallel to determine the
percentage of CPU usage. However, whenever either of the tasks was stopped to check results,
the assigned memory contained only invalid data, i.e. noise. A subsequent run yielded similar
results although with different invalid image data. This is because when the VisualDSP++
software interrupts each a task, i.e. stops the processor core, the DMA enabled peripherals are
still active, still filling their respective memory spaces and still generating interrupts.

More favourable results were obtained from an analysis of the MicroC/OS-Ifs statistics task
which showed that the standard-mode task consumed approximately 17% of processor time while
the smart-mode task consumed 36%.

6.5 Summary,
In this chapter, the OV7141-ADSP-BF533 transfer scenarios were tested. The PPI configurations
for both modes were found to be correct. Also, the time for the sensor to output eight consecutive
image lines was found to be approximately 500 us and the time to output eight consecutive image
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frames was approximately 200 ms. It was shown that due to the scaleable nature of the RTOS, its
instruction memory requirements were relatively small compared to the overall amount of
instruction memory available on the DSP. Likewise, although not to the same extent, it was
shown that the scaleable nature of the RTOS allowed its data memory consumption to be reduced.
Approximately 16 Kbytes of the processor internal data memory should always be set aside for
use by the RTOS and other system requirements. Kernel flag operation consumes the most core
clock cycles to complete while such services as semaphore and mutexes required the least. As
such, any complete real-time applications developed on the ADSP-BF533 using the MicroC/OSII RTOS should use as few kernel flag services as possible.

Both the linear filtering and the Sobel edged detection algorithms were tested on two separate
images. The linear filtering algorithm was run with packing both enabled and disabled. Packing
disabled required the shortest amount of time to complete. Both situations completed in under
10% of the time required for the PPI port to acquire eight consecutive images lines from the
OV7141 image sensor. Thus, it was concluded that the ADSP-BF533 is capable of performing
standard-mode operations at the required rates with packing enabled to avoid making system
bandwidth a major concern.
Before comparing the two smart-mode methods, a number of tests were performed to determine
the optimal cache configuration, t his proved to be write-through cache with alternating 16Kbyte
L2 pages. When compared with the SRAM method of processing, core clock cycle counts
showed the SRAM method performing better with just 6% of the overall time required to capture
six consecutive image frames from the OV7141. Thus, with the ADSP-BF533 DSP in smart
mode, LI data memory should be configured as SRAM for multi-spectral processing.
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Chapter 7
Conclusions

This project involved the investigation of the ADSP-BF533 Blackfin® DSP from Analog Devices
with a view to assessing its ability to acquire and process multi-spectral data sets in real-time.
Based on the SmartSpectra project, a 300-1800nm camera with a set of PC software tools for
operational control and image processing, the DSP Board project was proposed and developed
along two strands. Using an assigned processor, this board would, in standard-mode operation,
work in conjunction with the controlling PC software to perform basic operations such as linear
filtering. In smart mode, the DSP board would allow the SmartSpectra camera hardware to
operate independently of the PC and also perform complex data analysis such as feature
extraction and image compression.

The work began in chapter 2 by introducing the main hardware elements used in the overall
project, namely the ADSP-BF533 EZ-KIT Lite^*'^ evaluation module from Analog Devices, the
OV7141

CMOS

Image

Sensor

from

OmniVision

Technologies,

and

the

Aduc832

MicroConverter development board from Accutron^'^. The OV7141 was used to simulate the
image data flow of the SmartSpectra project and was interfaced to the ADSP-BF533 via its PPI
port. It was shown how the DSP’s PPI port could be configured to capture and store the OV7141
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images in ways suitable to both of the DSP board’s modes of operation. The ADSP-BF533 was
also interfaced to the AduC832 via in SPI link to show that the DSP could act as the main control
unit for the SmartSpectra camera hardware. A link was setup between the ADSP-BF533 and three
different AduC832 units. Using a simple PC GUI, commands were relayed to the DSP via its
UART port. These in turn were transferred to the correct AduC832 device which then relayed a
confirmation message back to the PC via the ADSP-BF533’s UART.

Chapter three saw the introduction of the MicroC/OS-Il RTOS. The basic structure and
requirements of the RTOS were introduced, along with some of the ADSP-BF533’s main
architectural features which helped in the porting and running of an RTOS. The RTOS's port to
the ADSP-BF533 was then discussed in some detail, with particular attention paid to those parts
of the port which were user defined, and which were deemed to have a direct impact on the real
time performance of the RTOS. It was also shown how the VisualDSP++ software development
environment, in conjunction with the ADSP-BF533, could be used to fine-tune the real-time
performance of the MicroC70S-II port codes for the ADSP-BF533 DSP.
In chapter four, the memory structure of the ADSP-BF533 DSP was discussed, with special
emphasis placed on the DSP internal LI data memory. The fundamentals of cache memory were
outlined as a first step in optimising the performance of the DSP’s own internal data memory.
In chapter five, a linear Hltering algorithm and the more complicated Sobel edge detection
algorithm were developed to test the DSP for standard- and smart-mode operation. Using features
of the ADSP-BF533 core architecture and the Blackfin’s instruction set, both algorithms were
optimised for fastest possible run-time performance.

The results for the interface between the ADSP-BF533 and the OV7141 were discussed in
chapter 6. It was shown that the ADSP-BF533’s PPl port provided adequate means for capturing
image data in both modes of operation. The MicroC/OS-Il port to the ADSP-BF533 was analysed
further and it was concluded that its memory requirements could be scaled down to 15 KBytes of
internal instruction memory with only relatively small amounts of LI data memory. As such, the
MicroC/OS-II is a suitable complement to the DSP board’s operation. Finally, it was shown that
the linear filtering algorithm consumed approximately 10% of the time taken for the PPI port to
acquire a 640 x 8 byte block of image data. Also, packing should be enabled for best use of
overall system bandwidth. I'he Sobel edge detection algorithm was found to consume just 6% of
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the overall time required for the PPl port to acquire six consecutive images. Configuring the
DSP’s internal data memory as SRAM instead of cache memory also optimises performance.

The conclusion is therefore that the ADSP-Bf’533 DSP is a favourable device to use as the main
control and processing unit for the SmartSpectra DSP board. Its ability to host an RTOS
alongside its powerful computational abilities make it ideal for intensive image processing
applications.

7.1 Summary of Contributions

•

An ADSP-BF533 - to - OV7141 interface for the real-time acquisition of VGA greyscale
image data.

•

The identification of the main RTOS support features in the ADSP-BF533’s architecture.

•

An ADSP-B533 port for the MicroC70S-ll RTOS

•

The fine-tuning of the MicroC/OS-11 port to the ADSP-E3F533 so as to enhance real-time
performance.

•

The identification of the ADSP-BF533’s data cache memory configuration for optimal
real-time processing performance.

•

The benchmarking of the ADSP-BF533’s core for real-time image processing.

7.2 Future Work
A natural development of this work is an expansion of the suite of image processing algorithms
specifically tailored for processing multi-spectral images on the ADSP-BF533 DSP along with
further investigation of the DSP’s internal instruction memory and its instruction cache.

Also, by using the ADSP-BF533’s JTAG interface, a system for non-invasive checking of the
status of the DSP during runtime could be developed. The ADSP-BF533’s UART port and a
software tool called MicroC/OS-11 View could also be combined to facilitate non-invasive
runtime performance assessment.
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Finally, a means of communication would be worthwhile to allow the DSP to communicate
image results to the outside world via ethernet or via a Control Area Network (CAN). This would
entail interfacing the DSP to such a device through its high-speed serial port.
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Appendix
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OS_ENTER_CRrnCAL( )
_EnterCriticalRegion:
cli r2; // gel ciinent IMASK and clear ( disable IRQs )
r2 = OxOOOOCOOO; // inleiTiipts IVGl 4 & IVG15
sti r2; // (OS SAV traps)
Its;

_EnterCriticalRegion:

OS_EXIT_CRmCAL( )
_ExitCriticalRegion:
p3.h = OSIntNesting;
p3.1= OSIntNesting;
r3 = [p3];
cc = r3 == 0;
ificcjump EXIT;
r3 = OxOOOOffif;
sti r3;
EXIT:

//check OS nesting level
// if nesting level alread}'
//() then exit without
// restonng intemipts
// enable all global hits

Its;

_ExitCriticaIRegion:

Basic MicroC/OS-II ISR C Routine with Flag Post
ISR

{//start ol' ISR, CPU context automatically saved
Call OSIntEnter();

// start ISR user code
PPI DMA Interrupt = 0
Call OSPostFlag();
// end ISR user aide
Call OSIntExit();
} //end ISR, CPU context automatic restore

MicroC/OS-II ISR C Routine with Flag Post with Optimization
ISR { Z/stait of ISR, CPU context automatically saved
//OSlntEnterO; inform uCos-11 that an mlennpt is being entered
if (OSRunning == TRUE) {
if (OSIntNesting < 255u) {
OSIntNesting-H-;

/* Increment ISR nesting level

*/
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}

if (OSIntNesting == 1){
asm("pO.L = _OSTCBCur;");
asm("p0.h = _OSTCBCur;");
asm("p2 = [pO + 0x0];");
asm("[p2 + 0x0] = sp;");
}

service intemipt
*pPPI_CONTROL &= OxflBFe;
OSFlagPost(PPIFlag, 0x01, OS_FLAG_SET, &erTDMAOPPI_ISR);
saTice interrupt

Ih---'-

//OSlnU ixit(); inform uCos-ll that an inleniipt is being exited
if (OSRunning = TRUE) {
//()S_ENTER_CRrriCAL();
asmC'cli r2;");
// get cuirent IMASK and clear it ( disable IRQs )
asm("r2=l;"X
asm("r2 «=14;");
asmC'sti r2;");
// allow only SAV U ap 14
}

if (OSIntNesting > 0) {
OSIntNesting—;

/* Prevent OSIntNesting IVom wrapping

*/

}

if (OSIntNesting == 0) {
/* Reschedule only if all ISRs complete . . . */
if (OSLockNesting == 0) {
/* . . and not locked.
*/
OSIntExitY = OSUnMapTbl[OSRdyGTp];
OSPrioHighRdy
=
(INT8U)((OSIntExitY
«
3)
4
OSUnMapTbl[OSRdyTbl[OSIntExitY]]);
if (OSPrioHighRdy != OSPrioCur) { f* No CtxSvv cunent task is highest rdv */
OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
#if OS_TASK_PROFILE_EN > 0
OSTCBHighRdy->OSTCBCtxSwCtr-H-;
/* Inc. # of context switches to this task */
#endif
OSCtxSwCtr++;
/* Keep track of the number of ctx switches */
//
OSlntCtxSw'O;
/* Perform inten'upt level ctx switch
*/
}

}
}

//OS_EXrr_CRrflCAL();
if (OSIntNesting = 0)
{

asm("p2.h = _GlobaIIrqMask;");// get desired IRQ mask
asm("p2.I = _GlobalIrqMask;");
asm("r2 = [ p2 ];");
asmC'sti r2;");
}
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Linear Filering Algorithm (Blackfin® Assembly)
#define M 8 // number of rows
#define N 640 // number of columns
.section program;
program_start:
10 = 0;
11 =0;
12 = 0;
13 = 0;
iO.l = input;
// pointer to byte-packed input data
iO.h = input; // pointer to byte-packed input data
il .1 = buffer; // pointer to where the input data with beunpacked to 16 bits
il .h = buffer; // pointer to where the input data with beunpacked to 16 bits
pO = M*N (x); // initialize to number of data points
pO = pO » 2;
pO +=-l;
// unpack the input data
lsetup(l$l, l$le) IcO = pO;
rO = [i0++];
(r2, r3) = byteunpack rl ;0;
1$1; mnop || [il++] = r3 || rO = [i0-t-+];
l$le: (r2, r3) = byteunpack rl :0 || [il++] = r2 || nop;
[il++] = r3;
[il++] = r2;
iO.h = buffer; // this buffer will be used for the filtering process
iO.l = buffer; // this buffer will be used for the filtering process
pl.h = output; // this is where the filtered image will be stored
pl.l = output; // this is where the filtered image will be stored

p4 = M*N (x); // number of iterations to be performed
pO = N;
// number of columns
pO = pO « 1; // data is 16-bit, but Blackfin is byte-addressable (thus the shift)
mO = pO;
ml = 4 (x);
al = aO = 0;

// initialize the two accumulators used for the filtering
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il
11
12
12

= lO;
+= mO;
= il;
+= mO;

i3.h = coefs;
i3.1 = coefs;
b3 =i3;
13 =2*10;

// (9 plus a dummy for alignment) * 2 for byte addressing

// this loop assumes that the lO pointers is initialized to a 32-bit boundary
lsetup(strt, end) IcO = p4 » 1;
mnop II rO = [i0++] || rl = [i3++];
H prefill the data, prefill the coefficients
strt: al = rO.h * rl .1, aO = rO.l * rl .1 (is) || rO.l = w[iO++] || r2 = [i3++];
al += rO.l * rl .h, aO += rO.h * rl h (is) || rO.h = w[iO—];
al += rO.h * r2.1, aO += rO.l * r2.1 (is) || rO = [il++] II r3 = [i3++];
al += rO.h * r2.h, aO += rO.l * r2.h (is) II rO.l = w[il++];
al += rO.l * r3.1, aO += rO.h * r3.1 (is) || rO.h = w[il-] II rl = [i3++];
al += rO.h * r3.h, aO += rO.l * r3.h (is) II rO = [i2++];
al += rO.h * rl.l, aO += rO.l * rl.l (is) || rO.l = w[i2++] II r2 = [i3++];
al += rO.l * rl .h, aO += rO.h * rl .h (is) II r0.h = w[i2-] II rl = [i3++];
r6.h = (al += rO.h * r2.1), r6.1 = (aO += rO.l * r2.1) (is);
end; mnop || [pl++] = r6 || rO = [i0++];
lib_prog_term; nop;
program_start.end: nop;
section datal;
.align 4;
// 3x3 unity all-pass filter
.byte2 coefs[10] =
0x0000, 0x0000, 0x0000,
0x0000, 0x0001,0x0000,
0x0000,0x0000, 0x0000,
0x0000;// the last one is a dummy inserted for alignment issues
align 4;
.byte2 input[N*M];
.align 4;
.var buffer[N*M];

// unpacked input data will reside here (1.15 format)

.align 4;
.var output[N*M];

// the output will be calculated to this buffer (1.15 format)
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Sobel Edge Detection (Blackfin® Assembly)
^include "defBF533.h"
^define rows 480
#define cols 640
#define threshold 0
.global my_program;
.section Ll_code;//.section SDRAM_Page2;
my_program:
L0 = 0;
L3 =0;
rO.l = input;
rO.h = input;
p5.1 = input;//P5=R0;
p5.h = input;

// Address of input image

R1 = rows;
R2 = cols;
PO = rows; //P0=R1;// Number of rows
PI = cols;//Pl=R2; // Number of columns
R3=R2«1;
P4.1 = output;//P4=[SP+40]; // fetch output address
P4.h = output;
M0=R2;
P0+=-2;
M3=P0;
R3+=2;
M2=P4;

// mO^number of columns
// ROW-2
// 2*col +2

R4=Rl.L*R2.L(is);
R6.1 = threshold;
r6.h = threshold;
P2=R3;
//P2=2*col+2
R7=l;
R0=-1;
Rl=-2;

// Initialize R7 to 1
// Initialize RO to -1
// Initialize R1 to -2
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R2=2;

// Initialize R2 to 2 to store coeff. on stack

il.l = coeffs; //SP+=-16;// decrement stack to store coeflP.
il.h = coeffs; //I1=SP; // set II and BI to sp
BI =II;//BI=SP;
L1=I6;
//set LI to 16 to have circular buffer
B2=R4;
// ROW*COL
R4=R4«2;// 4*row*col
B3=R4;
P3=R4;

R6=R6.L*R6.L(IS); // get square of threshold value
R5=R7-R7(NS);// clear R5

R0=B[P5++] (Z);
RI .L=W[II++];// fetch first input and coeff.

p4.1 = outarrayput;// SP-=P3;
p4.h = outarrayput; //P4=SP;
I3=P4;
P3=B2;
// ROW*COL
BO.l = XbufferY;//SP-=P3;
BOH = XbufferY;//BO=SP;
MNOP;
LSETUP(FIRST_ROW,FIRST_ROW)LCO=PI;
// loop counter == ROWS
FIRST_ROW:
[P4++]=R5;
Pl+=-2;
//COL-2
LSETUP(ROW_ST,ROW_END)LCO=PO;
// loop counter ==ROW-2
PO.l = YbufferX;//SP-=P3;// to store by<=bx
PO.h = YbufferX;//PO=SP;
P3=B0;
ROW_ST:
R4=RI-RI(ns);
[P4++]=R5;
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LSETUP(COL_ST,COL_END)LC 1 =P 1;
// loop counter=COL-2

Coefficients are store as -1, -2, 1, -2, 2, 1, -1,2 on stack
MACl is used for calculating the output with horizontal mask and
MACO is used for calculating output with vertical mask.
COL_ST;
A1=R0.L*R1.L, A0=R0.L *R1.L(IS) ||R0=B[P5++](Z)||R1.H=W[I1++];
// Al=-x00,A0=-x00,fetch xOland -2
A1+=R0.L*R1.H(IS) ||R0=B[P5](Z)1|R1.H=W[I1++];
// Al+=-2* xOl,fetch x02 and 1
P5=P5+P1;
// change pointer to starting of next row
A1+=R0.L*R1.L ,A0+=R0.L *R1.H(IS)||R0=B[P5++](Z)||R1.L=W[I1++];
//Al+=-x02,A0+=x02,fetch xlO and -2
A0+=R0.L*R1 .L(IS)||R0=B[P5++](Z)|| R1 .H=W[I1++];
// A0+=-2*xl0 ,fetch 2
R5=R1-R1(NS)||R0=B[P5](Z)||R1.L=W[I1++];
// fetch xlO and 1
P5=P5+P 1;
// Modify pointer to next row
A0+=R0.L *R1 .H(IS)1|R0=B[P5++](Z)||R1 .H=W[I1++];
// A0+=2* xl2, fetch x20 and -1
A1+=R0.L*R1.L,A0+=R0.L*R1.H(IS)||R0=B[P5++](Z)||R1.H=W[I1++];
//Al+=x20, A0=-x20,fetch x21,2
A1 +=R0.L *R1 .H(IS)||R0=B[P5++](Z);
// Al+=2* x21,fetch x22
R3=(A1+=R0.L*R1.L),R2=(A0+=R0.L*R1.L)(IS);
// R3=result of horizontal mask R2=result of
// vertical mask
R3=ABS R3;
R2=ABS R2;
CC=R3<=R2;
// check if BX<-BY
IF CC R5=R7;
CC=R2<=R3;
// check if BY<=BY
IF CC R4=R7;
P5-=P2;
// modify pointer back to process next set of data
R3=R3.L*R3.L(IS)||B[P3++]=R5;
// store bx<=by
R2=R2.L*R2.L(IS)|| B[P0++]=R4;
// square each output and store by<=bx
R3=R3+R2(ns)||R0=B[P5++](z)l|Rl.L=W[Il++];
// R3 contain final result to compare
COL_END: R4=R1 -R1 (ns)||[P4++]=R3;
// store the result
P5+=l;
// move pointer to starting of next row
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R5=R1 -R1 (ns)||R0=B[P5++](Z);
ROW_END:[P4++]=R5;
// store last element as zero
P0=M0;

// pO==Niimber of columns

LSETUP(END_ROW,END_ROW)LCO=PO;
// Clear last row
END_ROW;
[P4++]=R5;
// testing for threshold and comparison to get single pixel edge
r7 = 255;
p3.1 = XbufiferY;//P3=B0;
p3.h = XbufferY;
p4.1 = output;//P4=M2;
p4.h = output;

// OUTPUT ARRAY

R0=M0;
// NO OF COLUMN
R1=R0«2;
M0=R1;
//4*COL
Rl+=-4;
//4*(COL-l)
M1=R1;
//4*(COL-l)
R1=R0«3;
Rl+=-4;
Rl=R5-Rl(NS)||I3+=4;
M2=R1;
/7 4*(2*COL-l)
LSETUP(FIRST_ROW_OUT,FIRST_ROW_OUT)LCO=PO;
// Clear last row
FIRST_ROW_OUT:
B[P4++]=R5;
P0=M3;
M3=8;
LSETUP(OUT_ROW_ST,OUT_ROW_END)LCO=PO;
// loop counter ==ROW-2
pO.l = YbufferX;//PO=SP;
pO.h = YbufferX;
OUT_ROW_ST;
MNOP||B[P4++]=R5;
// clear first element in the row
LSETUP(OUT_COL_ST,OUT_COL_END)LC 1 =P 1;
// loop counter=COL-2
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OUT_COL_ST; R0=[I3++M1 ]||R3=B[P3++](Z);
// get b(r-l,c) and flag value bx<=by
Rl=[I3-H-]|lR4=B[P0++](z);
// get b(r,c-l) and flag value by<=bx
R5=R1-R1(NS)||R2=[I3]|1 B-=M1;
// clear r5,fetch b(r,c) and modify i3 to fetch
//next data
CC=R2<=R6;
// check if b(r,c) <= threshold*threshold
IF CC JUMP OUT_COL_END(bp);
B+=M0;
// modify to fetch b(r,c+l)
R5=[B++M1]; // fetch b(r,c+l) and modify pointer to process
//next set of data
CC=R1<=R2;
// check if b(r,c-l) <=b(r,c)
R1=CC;
// check if b(r-1 ,c) <= b(r,c)
CC=R0<=R2;
R0=CC;
// AND both results with bx<=by
R1=R1&R3;
CC=R5<R2;
// check if b(r,c+l ) <=b(r,c)
R3=CC;
R0=R0&R4;
R4=[B++M2]; // fetch b(r+l ,c)
CC=R4<R2;
// check if b(r+l ,c) <= b(r,c)
R4=CC;
R5=0;
// clear R5
R1=R3&R1;
R4=R4&R0;
R3=R1|R4;
// OR both results in horizontal and vertical
CC=R3==0;
IF ICC R5=R7;
OUT_COL_END:B [P4++]=R5;
// Store the result
R5=Rl-Rl(ns)||B+=M3;
// modify 13 to process next row
OUT_ROW_END:
B[P4++]=R5;
// clear last element in the row
Pl+=2;
LSETUP(LAST_ROW_OUT,LAST_ROW_OUT)LCO=P1;
// Clear last row
LAST_ROW_OUT:
B[P4++]=R5;
RTS;
NOP;

//To avoid one stall if LINK or UNLINK happens to
// be the next instruction in the memory.
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my_program.end:

.section Ll_data_a;
my_coefs:
.align 4;
.byte2 coeffs[8]={-1 ,-2,1 ,-2,2,1,-1,2};
.section SDRAM Page 1;
mydata:
.align 4;
.byte input[rows*colsj;
.section SDRAM_Pagc2;
.align 4;
.byte XbufferY[rows*cols|;
.align 4;
.byte YbufferX|rows*cols|;
.align 4;
.var outaiTayput[rows*cols|;

.align 4;
.byte output[rows*cols|;
.section SDRAM PageO;
.align 4;
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